CN103248253A - Multi-level circuit structure - Google Patents
Multi-level circuit structure Download PDFInfo
- Publication number
- CN103248253A CN103248253A CN2013101455917A CN201310145591A CN103248253A CN 103248253 A CN103248253 A CN 103248253A CN 2013101455917 A CN2013101455917 A CN 2013101455917A CN 201310145591 A CN201310145591 A CN 201310145591A CN 103248253 A CN103248253 A CN 103248253A
- Authority
- CN
- China
- Prior art keywords
- level
- circuit unit
- circuit
- electric capacity
- level circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Classifications
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M7/00—Conversion of ac power input into dc power output; Conversion of dc power input into ac power output
- H02M7/42—Conversion of dc power input into ac power output without possibility of reversal
- H02M7/44—Conversion of dc power input into ac power output without possibility of reversal by static converters
- H02M7/48—Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
- H02M7/483—Converters with outputs that each can have more than two voltages levels
- H02M7/487—Neutral point clamped inverters
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M7/00—Conversion of ac power input into dc power output; Conversion of dc power input into ac power output
- H02M7/42—Conversion of dc power input into ac power output without possibility of reversal
- H02M7/44—Conversion of dc power input into ac power output without possibility of reversal by static converters
- H02M7/48—Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
- H02M7/483—Converters with outputs that each can have more than two voltages levels
- H02M7/4837—Flying capacitor converters
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M1/00—Details of apparatus for conversion
- H02M1/0067—Converter structures employing plural converter units, other than for parallel operation of the units on a single load
- H02M1/007—Plural converter units in cascade
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M1/00—Details of apparatus for conversion
- H02M1/0095—Hybrid converter topologies, e.g. NPC mixed with flying capacitor, thyristor converter mixed with MMC or charge pump mixed with buck
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Inverter Devices (AREA)
Abstract
A multi-level circuit structure comprises multiple levels of level output circuits, wherein each level of level output circuit comprises a plurality of capacitors connected in series, two-level circuit units or three-level circuit units connected in parallel at the two ends of the capacitors, the level circuit units are distributed symmetrically, the output end of a high level of level circuit unit is taken as the input end of a lower level of level circuit unit; the input end of the first level of level circuit unit is taken as the input end of a circuit, and the output end of the last level of level circuit unit is taken as the output end of the circuit. The multi-level circuit structure has the following remarkable advantages: 1, the multi-level circuit structure is achieved via arrangement of combination of a plurality of two-level circuit units and three-level circuit units; and 2, by adopting the same or similar level circuit units, the circuit structure is clear, the structure can be the assembly of a standard circuit, and as a result, the structure of the circuit is brief and convenient.
Description
Technical field
The invention belongs to the power supply of many power levels, electric and electronic technical field, be specifically related to the multi-level circuit structure in the inverter of a kind of variable frequency power supply of multi-level circuit or many level.
Background technology
Development along with modern Semiconductor Converting Technology, new technology is widely used in industrial equipment, remarkable energy-saving effect, the handled easily that converter technique has and be convenient to advantages such as installation and maintenance, but because working condition differs greatly, particularly correspondence requires output waveform quality height, can solve under the high voltage situation simultaneously.
Present multi-level circuit structure mainly contains and adopts the H bridge power unit to carry out many level that cascade is formed, adopted many level of many level of clamp diode mode, employing cross-over connection capacitive way, adopts MMC modular structure cascade system, it is separate requiring the powering mode of each power cell in many level of H bridge cascade system, this just makes and requires to have isolating transformer, and the insulating requirements height of supply side between the head and the tail unit after the cascade; For many level of clamp diode mode, when level number was many, the quantity of diode component just rolled up; For many level of cross-over connection capacitive way, because the electric capacity of institute's cross-over connection makes the structure more complicated of device complete machine between the volume of electric capacity and each level; When adopting MMC modular structure cascade system, need electric capacity in each MMC structure, make also more complicated of overall structure.
Summary of the invention
The objective of the invention is the deficiency at existing multi-level circuit structure existence, propose multi-level circuit structure of the present invention and solve above-mentioned deficiency.
The objective of the invention is to realize by following technological means: comprise the multilevel electrical level output circuit, every grade of electrical level output circuit comprises the electric capacity of a plurality of series connection, two level circuit unit or the tri-level circuit unit at shunt capacitance two ends, the level circuit unit is symmetrical distribution, the output of higher level's level circuit unit is as the input of subordinate level circuit unit, the input of first order level circuit unit is as the input of circuit, and the output of afterbody level circuit unit is as the output of circuit.
The level circuit unit can be the tri-level circuit unit, 4 device for power switching and 2 the fast recovery diode power devices controlled entirely only that comprise series connection, diode anode connects between the 3rd power switch and the 4th power switch, diode cathode connects between first power switch and second power switch, the mid point of power switch series connection is as the output of three level, and two ends are as input in addition.
The level circuit unit can be two level circuit unit, comprises 2 device for power switching of controlling entirely only of series connection, and the mid point of series connection is as the output of two level circuit unit, and two ends are as input in addition.
By making up the multiple circuit structure that can obtain three level, four level, five level, six level, seven level etc., the level number of the electric capacity number specific output in the circuit lacks 1, as: the N electrical level output circuit, just finished by the N-1 capacitances in series in the circuit.
Preferably, tri-level circuit comprises the one-level electrical level output circuit of 2 two level circuit unit and 2 electric capacity.
Preferably, four level circuits comprise by 2 two level circuit unit and 2 one-level electrical level output circuit, 1 two level circuit unit and 1 secondary electrical level output circuit that electric capacity constitutes that electric capacity constitutes.
Preferably, five level circuits comprise by 2 two level circuit unit and 2 one-level electrical level output circuit, 1 tri-level circuit unit and 1 secondary electrical level output circuit that electric capacity constitutes that electric capacity constitutes.
Preferably, five level circuits comprise by 2 tri-level circuit unit and 4 one-level electrical level output circuit that electric capacity constitutes.
Preferably, six level circuits comprise by 2 tri-level circuit unit and 4 one-level electrical level output circuit, 1 two level circuit unit and 1 secondary electrical level output circuit that electric capacity constitutes that electric capacity constitutes.
Preferably, six level circuits comprise by 2 two level circuit unit and 2 one-level electrical level output circuit, 2 two level circuit unit and 2 secondary electrical level output circuit, 1 two level circuit unit and 1 three grades of electrical level output circuit that electric capacity constitutes that electric capacity constitutes that electric capacity constitutes.
Preferably, seven level circuits comprise by 2 tri-level circuit unit and 4 one-level electrical level output circuit, 1 tri-level circuit unit and 2 secondary electrical level output circuit that electric capacity constitutes that electric capacity constitutes.
Compared with prior art the present invention has following tangible advantage: (1) the present invention realizes the multi-level circuit structure by the combination that a plurality of two level circuit unit and tri-level circuit unit are set.(2) adopt same or analogous level circuit unit, make clear in structure, and the assembling that can make preferred circuit, make simple for structure, convenient.
Description of drawings
Fig. 1 is two level circuit element circuit figure;
Fig. 2 is tri-level circuit element circuit figure;
Fig. 3 is the tri-level circuit structural circuit figure of embodiment one;
Fig. 4 is the four level circuit structural circuit figure of embodiment two;
Fig. 5 is the five level circuit structural circuit figure of embodiment three;
Fig. 6 is the five level circuit structural circuit figure of embodiment four;
Fig. 7 is the six level circuit structural circuit figure of embodiment five;
Fig. 8 is the six level circuit structural circuit figure of embodiment six;
Fig. 9 is the seven level circuit structural circuit figure of embodiment seven;
Among the figure: T1, T2, T3, T4, T5, T6 are switching device,
D1, D2 are diode,
1A1,1A2,2A1,2A2,2A3,3A1,3A2,5A3,6A1,6A2,6A3,6A4,6A5 are two level circuit unit,
3B3,4B1,4B2,5B1,5B2,7B1,7B2,7B3 are the tri-level circuit unit,
1C1,1C2,2C1,2C2,2C3,3C1,3C2,3C3,3C4,4C1,4C2,4C3,4C4,5C1,5C2,5C3,5C4,5C5,6C1,6C2,6C3,6C4,6C5,7C1,7C2,7C3,7C4,7C5,7C6 are electric capacity,
1VO1,1VO2,2VO1,2VO2,3VO1,3VO2,4VO1,4VO2,5VO1,5VO2,6VO1,6VO2,6VO3,6VO4,7VO1,7VO2 are output point,
P is positive input terminal,
1P1,1P2,2P1,2P2,3P3,4P1,4P2,5P1,5P2,6P1,6P2,6P4,6P5,7P1,7P2,7P3 are node,
N is negative input end,
1N1,1N2,2N1,2N2,2N3,3N3,4N1,4N2,5N1,5N2,5N3,6N1,6N2,6N3,6N4,6N5,7N1,7N2,7N3 are node,
O is input point,
VO is output.
Embodiment
The present invention is described in further detail below in conjunction with description of drawings and embodiment.
Two level circuit element circuit figure as shown in Figure 1, formed by 2 full control device for power switching T1, T2, switching element T 1 is connected with switching element T 2, the mid point of series connection is output VO, the other end of switching element T 1 is positive input terminal P, the other end of switching element T 2 is negative input end N, and two switching element T 1, T2 need the reverse parallel connection fast recovery diode.
Tri-level circuit element circuit figure as shown in Figure 2, comprise 4 full control device for power switching T3, T4, T5, T6 and 2 fast recovery diode D1, D2,4 switching element T 3, T4, T5, T6 connects, the series connection direction is identical, series connection point at switching element T 4 and T5 is the output VO of this tri-level circuit unit, 2 fast recovery diode D1 wherein, D2 connects, the series connection direction is identical, diode D1, the series connection point of D2 is input point O, the negative electrode of the diode after the series connection is connected on the series connection point of switching element T 3 and T4, anode is connected on the series connection point of switching element T 5 and T6, the other end of switching element T 3 is positive input terminal P, the other end of switching element T 6 is negative input end N, 4 switching element T 3, T4, T5, need the reverse parallel connection fast recovery diode among the T6.
Provided embodiment one as shown in Figure 3, comprise by 2 two level circuit unit 1A1,1A2 and two electric capacity 1C1, the tri-level circuit structural circuit figure that 1C2 forms, electric capacity 1C1,1C2 connects, form node 1P1,1N1(1P2), 1N2 3 points, node 1P1 is connected to the positive input terminal of two level circuit unit 1A1, node 1N2 is connected to the negative input end of two level circuit unit 1A2, the negative input end of two level circuit unit 1A1 directly links to each other with the positive input terminal of two level circuit unit 1A2, be connected to electric capacity 1C1 then, the series connection point 1N1 (1P2) of 1C2, the output node 1VO1 of two level circuit unit 1A1,1VO2 directly links to each other the back as output VO, full control device for power switching T2 in the 1A1 modular circuit does not have the fast recovery diode of reverse parallel connection, and the full control device for power switching T1 in the 1A2 modular circuit does not have the fast recovery diode of reverse parallel connection.
Provided embodiment two as shown in Figure 4,3 two level circuit unit 2A1,2A2,2A3 and 3 electric capacity 2C1,2C2, the four level circuit structural circuit figure that 2C3 forms, electric capacity 2C1 is in parallel with two level circuit unit 2A1 and connects with electric capacity 2C2 then, connect again after the other end of electric capacity 2C2 and electric capacity 2C3 and the two level circuit unit 2A2 parallel connections, node 2P1,2N1 is respectively positive input terminal and the negative input end with two level circuit unit 2A1, node 2P2,2N2 is respectively positive input terminal and the negative input end with two level circuit unit 2A2, two level circuit unit 2A1, the output point 2VO1 of 2A2,2VO2 is connected respectively to positive input terminal and the negative input end of two level circuit unit 2A3, the output VO of two level circuit unit 2A3 is the output of four level circuit structures then, in two level circuit unit 2A3 circuit structures, control device for power switching T1 entirely, the withstand voltage of T2 is two level circuit unit 2A1, full control device for power switching T1 in the 2A2 circuit structure, T2 is withstand voltage 2 times.
Provided embodiment three as shown in Figure 5, by 2 two level circuit unit 3A1,3A2 and 1 tri-level circuit unit 3B3 and 4 electric capacity 3C1,3C2,3C3, the five level circuit structural circuit figure that 3C4 forms, electric capacity 3C1 is in parallel with two level circuit unit 3A1 and connects with electric capacity 3C2 then, the other end of electric capacity 3C2 links to each other with electric capacity 3C3, connect again after the other end of electric capacity 3C3 and electric capacity 3C4 and the two level circuit unit 3A2 parallel connections, node 3P1,3N1 is respectively positive input terminal and the negative input end with two level circuit unit 3A1, node 3P2,3N2 is respectively positive input terminal and the negative input end with two level circuit unit 3A2, two level circuit unit 3A1, the output point 3VO1 of 3A2,3VO2 is connected respectively to positive input end points (node 3P3) and the negative input end points (node 3N3) of tri-level circuit unit 3B3, and the output V0 of tri-level circuit unit 3B3 is the output of five level circuit structures then.
Provided embodiment four as shown in Figure 6, by 2 tri-level circuit unit 4B1,4B2 and 4 electric capacity 4C1,4C2,4C3, the five level circuit structural circuit figure that 4C4 forms, electric capacity 4C1 is in parallel with tri-level circuit unit 4B1 and connects with electric capacity 4C2 then, the other end of electric capacity 4C2 links to each other with electric capacity 4C3, connect again after the other end of electric capacity 4C3 and electric capacity 4C4 and the 4B2 parallel connection of tri-level circuit unit, node 4P1 is connected to the positive input terminal of tri-level circuit unit 4B1, node 4N2 is connected to the negative input end of tri-level circuit unit 4B2, the negative input end points of tri-level circuit unit 4B1 (node 4N1) directly links to each other with the positive input end points (node 4P2) of tri-level circuit unit 4B2, be connected to electric capacity 4C2 then, the series connection point of 4C3, the output point 4VO1 of tri-level circuit unit, 4VO2 is continuous back output VO as five level circuits directly.
Provided embodiment five as shown in Figure 7, by 2 tri-level circuit unit 5B1,5B2 and 1 two level circuit unit 5A3 and 5 electric capacity 5C1,5C2,5C3,5C4, the six level circuit structural circuit figure that 5C5 forms, electric capacity 5C1 is in parallel with tri-level circuit unit 5B1 and connects with electric capacity 5C2 then, the other end of electric capacity 5C2 and electric capacity 5C3,5C4 links to each other, connect again after the other end of electric capacity 5C4 and electric capacity 5C5 and the 5B2 parallel connection of tri-level circuit unit, node 5P1,5N1 is respectively positive input terminal and the negative input end with tri-level circuit unit 5B1, node 5P2,5N2 is respectively positive input terminal and the negative input end with tri-level circuit unit 5B2, tri-level circuit unit 5B1, the output point 5VO1 of 5B2,5VO2 is connected respectively to positive input end points and the negative input end points (node 5N3) of two level circuit unit 5A3, and the output VO of two level circuit unit 5A3 is the output of six level circuit structures then.
Provided embodiment six as shown in Figure 8, by 5 two level circuit unit 6A1,6A2,6A3,6A4,6A5 and 5 electric capacity 6C1,6C2,6C3,6C4, the six level circuit structural circuit figure that 6C5 forms, electric capacity 6C1 is in parallel with two level circuit 6A1 and connects with electric capacity 6C2 then, the other end of electric capacity 6C2 and electric capacity 6C3,6C4 links to each other, connect again after the other end of electric capacity 6C4 and electric capacity 6C and the two level circuit 6A2 parallel connections, node 6P1,6N1 is respectively positive input terminal and the negative input end with tri-level circuit unit 6A1, node 6P2,6N2 is respectively positive input terminal and the negative input end with tri-level circuit unit 6A2, the output point 6VO1 of two level circuit unit 6A1 is connected to the positive input end points of two level circuit unit 6A3, the tie point of 6C2 and 6C3 is connected to the input endpoint (node 6N3) of 6A3, the output point 6VO2 of two level circuit unit 6A2 is connected to the negative input end points (node 6N4) of two level circuit unit 6A4, the tie point of electric capacity 6C3 and 6C4 is connected to the input endpoint (node 6P4) of 6A4, two level circuit unit 6A3, the output point 6VO3 of 6A4,6VO4 is connected respectively to positive input end points (node 6P5) and the negative input end points (node 6N5) of two level circuit unit 6A5, and the output VO of two level circuit unit 6A5 is the output of five level circuit structures.
Provided embodiment seven as shown in Figure 9, by 3 tri-level circuit unit 7B1,7B2,7B3 and 6 electric capacity 7C1,7C2,7C3,7C4,7C5, the seven level circuit structural circuit figure that 7C6 forms, electric capacity 7C1 is in parallel with tri-level circuit unit 7B1 and connects with electric capacity 7C2 then, the other end of electric capacity 7C2 and electric capacity 7C3,7C4,7C5 links to each other, connect again after the other end of electric capacity 7C5 and electric capacity 7C6 and the 7B2 parallel connection of tri-level circuit unit, node 7P1,7N1 is respectively positive input terminal and the negative input end with tri-level circuit unit 7B1, node 7P2,7N2 is respectively positive input terminal and the negative input end with tri-level circuit unit 7B2, the output point 7VO1 of tri-level circuit unit 7B1 is connected to the positive end points (node 7P3) of three-level cells 7B3, electric capacity 7C2, the tie point of 7C3 is connected to the input endpoint (node 7N1) of three-level cells 7B1, the output point 7VO2 of tri-level circuit unit 7B2 is connected to the negative input end points (node 7N3) of tri-level circuit unit 7B3, electric capacity 7C4, the tie point of 7C5 is connected to the positive input end points (node 7P2) of tri-level circuit unit 7B2, electric capacity 7C3, the tie point of 7C4 is connected to the tie point of two diodes of tri-level circuit unit 7B3, and the output VO of tri-level circuit unit 7B3 is the output of seven level circuit structures.
The above; only be a part of embodiment of the present invention, protection scope of the present invention is not limited thereto, and anyly is familiar with those skilled in the art in the technical scope that the present invention discloses; the variation that can expect easily or replacement all should be encompassed within protection scope of the present invention.
Claims (10)
1. multi-level circuit structure, it is characterized in that: comprise the multilevel electrical level output circuit, every grade of electrical level output circuit comprises the electric capacity of a plurality of series connection, two level circuit unit or the tri-level circuit unit at shunt capacitance two ends, described level circuit unit is symmetrical distribution, the output of higher level's level circuit unit is as the input of subordinate level circuit unit, the input of first order level circuit unit is as the input of circuit, and the output of afterbody level circuit unit is as the output of circuit.
2. a kind of multi-level circuit structure according to claim 1, it is characterized in that: described tri-level circuit unit, 4 device for power switching and 2 the fast recovery diode power devices controlled entirely only that comprise series connection, described diode anode connects between the 3rd power switch and the 4th power switch, described diode cathode connects between first power switch and second power switch, the mid point of described power switch series connection is as output, and two ends are as input in addition.
3. a kind of multi-level circuit structure of kind according to claim 1 is characterized in that: described two level circuit unit, comprise 2 device for power switching of full control only of series connection, and the mid point of series connection is as output, and two ends are as input in addition.
4. a kind of multi-level circuit structure according to claim 1 is characterized in that: constitute the one-level tri-level circuit by 2 two level circuit unit and 2 electric capacity.
5. a kind of multi-level circuit structure according to claim 1, it is characterized in that: constitute first order electrical level output circuit by 2 two level circuit unit and 2 electric capacity, constitute second level electrical level output circuit by 1 two level circuit unit and 1 electric capacity, the two-stage electrical level output circuit constitutes four level circuits.
6. a kind of multi-level circuit structure according to claim 1, it is characterized in that: constitute first order electrical level output circuit by 2 two level circuit unit and 2 electric capacity, constitute second level electrical level output circuit by 1 tri-level circuit unit and 2 electric capacity, the two-stage electrical level output circuit constitutes five level circuits.
7. a kind of multi-level circuit structure according to claim 1 is characterized in that: constitute one-level five level circuits by 2 tri-level circuit unit and 4 electric capacity.
8. a kind of multi-level circuit structure according to claim 1, it is characterized in that: constituted first order electrical level output circuit, constituted second level electrical level output circuit by 1 two level circuit unit and 1 electric capacity by 2 tri-level circuit unit and 4 electric capacity, the two-stage electrical level output circuit constitutes six level circuits.
9. a kind of multi-level circuit structure according to claim 1, it is characterized in that: constitute first order electrical level output circuit by 2 two level circuit unit and 2 electric capacity, constitute second level electrical level output circuit by 2 two level circuit unit and 2 electric capacity, constitute third level electrical level output circuit by 1 two level circuit unit and 1 electric capacity, three grades of electrical level output circuit constitute six level circuits.
10. a kind of multi-level circuit structure according to claim 1, it is characterized in that: constitute first order electrical level output circuit by 2 tri-level circuit unit and 4 electric capacity, constitute second level electrical level output circuit by 1 tri-level circuit unit and 2 electric capacity, the two-stage electrical level output circuit constitutes seven level circuits.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2013101455917A CN103248253A (en) | 2013-04-24 | 2013-04-24 | Multi-level circuit structure |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2013101455917A CN103248253A (en) | 2013-04-24 | 2013-04-24 | Multi-level circuit structure |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN103248253A true CN103248253A (en) | 2013-08-14 |
Family
ID=48927519
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN2013101455917A Pending CN103248253A (en) | 2013-04-24 | 2013-04-24 | Multi-level circuit structure |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN103248253A (en) |
Cited By (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN104410309A (en) * | 2014-12-29 | 2015-03-11 | 北京合康亿盛变频科技股份有限公司 | Five-level voltage source type converting device |
| CN105723607A (en) * | 2013-09-23 | 2016-06-29 | 西门子公司 | New four-level converter cell topology for cascaded modular multilevel converters |
| WO2017089365A1 (en) * | 2015-11-24 | 2017-06-01 | Abb Schweiz Ag | Four-level power converter |
| JP2018117423A (en) * | 2017-01-17 | 2018-07-26 | 株式会社明電舎 | Method for controlling electric power converter |
| CN111082687A (en) * | 2019-12-06 | 2020-04-28 | 清华大学 | Tree-structured midpoint clamping type multilevel inverter derivation method and derivation topology |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP2568591A1 (en) * | 2011-09-12 | 2013-03-13 | Green Power Technologies, S.L. | Multilevel-clamped multilevel converters (MLC2) |
-
2013
- 2013-04-24 CN CN2013101455917A patent/CN103248253A/en active Pending
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP2568591A1 (en) * | 2011-09-12 | 2013-03-13 | Green Power Technologies, S.L. | Multilevel-clamped multilevel converters (MLC2) |
Non-Patent Citations (1)
| Title |
|---|
| ZHIGUO PAN，ETC.: ""A Diode-Clamped Multilevel Converter with Reduced Number of Clamping Diodes"", 《APPLIED POWER ELECTRONICS CONFERENCE AND EXPOSITION，2004. APEC’04.NINETEENTH ANNUAL IEEE》, 31 December 2004 (2004-12-31) * |
Cited By (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN105723607A (en) * | 2013-09-23 | 2016-06-29 | 西门子公司 | New four-level converter cell topology for cascaded modular multilevel converters |
| CN104410309A (en) * | 2014-12-29 | 2015-03-11 | 北京合康亿盛变频科技股份有限公司 | Five-level voltage source type converting device |
| WO2017089365A1 (en) * | 2015-11-24 | 2017-06-01 | Abb Schweiz Ag | Four-level power converter |
| CN108476001A (en) * | 2015-11-24 | 2018-08-31 | Abb瑞士股份有限公司 | Four level power converters |
| US10277144B2 (en) | 2015-11-24 | 2019-04-30 | Abb Schweiz Ag | Four-level power converter |
| CN108476001B (en) * | 2015-11-24 | 2021-04-02 | Abb瑞士股份有限公司 | Four-level power converter and three-phase power converter |
| JP2018117423A (en) * | 2017-01-17 | 2018-07-26 | 株式会社明電舎 | Method for controlling electric power converter |
| CN111082687A (en) * | 2019-12-06 | 2020-04-28 | 清华大学 | Tree-structured midpoint clamping type multilevel inverter derivation method and derivation topology |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN103248253A (en) | Multi-level circuit structure | |
| CN101584109B (en) | Drive for a phase module branch of a multilevel converter | |
| CN105006964B (en) | A kind of more electric mean pressure resonant zero Sofe Switch DC-DC converters | |
| CN102427304B (en) | Single-phase half-bridge five-level inverter and application circuit thereof | |
| CN103296908B (en) | Multiple inverter and Active Power Filter-APF | |
| CN103296913B (en) | Inverter and active power filter system | |
| CN104821736A (en) | Modularized multi-level converter with function of DC side short circuit protection | |
| US9042137B2 (en) | Even-level inverter | |
| CN102324836B (en) | Output filtering circuit of high-power low-voltage large-current high-frequency switch power supply device | |
| CN204707045U (en) | A kind of power distribution network electric power electric transformer | |
| CN102437769B (en) | Single-phase semi-bridge five-electrical level inverter and its application circuit | |
| CN106100397A (en) | A kind of Modular multilevel converter | |
| US11395407B2 (en) | Intermediate circuit arrangement and inverter | |
| CN203872078U (en) | N-output single-phase N+1 switch group MMC inverter | |
| CN202218155U (en) | Output filter circuit for high-power low-voltage large-current high-frequency switch power supply device | |
| JP2017011805A (en) | 9-level power conversion apparatus | |
| CN102437768B (en) | Single-phase half-bridge five-level inverter and application circuit thereof | |
| CN204741424U (en) | Three level clamper formulas, three bridge arms, 15 switch converter topological structure | |
| CN202444264U (en) | Active power filter based on full bridge topology | |
| WO2015002124A1 (en) | Inverter device | |
| CN102638039B (en) | Three-phase chain-type static synchronous compensator | |
| CN103956929A (en) | Inverter | |
| CN103762861A (en) | N input single-phase 2N+2 switching group MMC rectifier and control method thereof | |
| CN102593836A (en) | Active power filter based on full-bridge topology | |
| CN202872684U (en) | Cascade five-level output capacitor clamped bridge type frequency converter |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C53 | Correction of patent of invention or patent application | ||
| CB03 | Change of inventor or designer information |
Inventor after: Chen Min Inventor after: Li Ruilai Inventor after: Yin Pengfei Inventor after: Zhang Xiangyang Inventor after: Du Xiuhong Inventor after: Zhang Tianbao Inventor after: Zhang Jianmei Inventor before: Chen Min Inventor before: Yin Pengfei |
|
| COR | Change of bibliographic data |
Free format text: CORRECT: INVENTOR; FROM: CHEN MIN YIN PENGFEI TO: CHEN MIN LI RUILAI YIN PENGFEI ZHANG XIANGYANG DUXIUHONG ZHANG TIANBAO ZHANG JIANMEI |
|
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C02 | Deemed withdrawal of patent application after publication (patent law 2001) | ||
| WD01 | Invention patent application deemed withdrawn after publication |
Application publication date: 20130814 |