CN103226457A - Display control method for display processor - Google Patents
Display control method for display processor Download PDFInfo
- Publication number
- CN103226457A CN103226457A CN2013101544840A CN201310154484A CN103226457A CN 103226457 A CN103226457 A CN 103226457A CN 2013101544840 A CN2013101544840 A CN 2013101544840A CN 201310154484 A CN201310154484 A CN 201310154484A CN 103226457 A CN103226457 A CN 103226457A
- Authority
- CN
- China
- Prior art keywords
- control command
- memory unit
- video memory
- video
- eigenwert
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Landscapes
- Controls And Circuits For Display Device (AREA)
Abstract
The invention relates to a display control method for a display processor. The method is characterized in that an order buffer zone is adopted to control the order to carry out caching and to set characteristic value for the order so as to distinguish the read-in of two video memory units; the two video memory units are used for a way of carrying out display control for the displayer alternatively; the hardware executive time is avoided; and the mechanism of multi-order processing simultaneously is realized. The method has the advantages that the operation speed and the operation efficiency of the system are greatly improved; and the real-time problem of the display is also improved.
Description
Technical field
The present invention relates to vehicle-mounted display technique field, be specifically related to a kind of display control method of video-stream processor.
Background technology
The design of automobile instrument displaying scheme is made up of master controller single-chip microcomputer, video-stream processor, data storage device and display usually as shown in Figure 1.During demonstration, send order by master controller, the request video-stream processor obtains data after treatment from memory device, sends to display display frame, and content displayed can be literal, picture and animation or the like.In this process, it is mutual to have lot of data between master controller and the graphic process unit, also has the lot of data contact when graphic process unit and memory device, the display.Usually graphic process unit all needs to consume the regular hour when handling rendered picture, when the needs content displayed is more and more enriched (as literal, picture, animation), the render time that consumes also just increases thereupon, this will make the travelling speed of system slack-off, so the total system real-time also can reduce with execution efficient.
Summary of the invention
For overcoming the problems referred to above, the present invention proposes a kind of display control method of video-stream processor.
The display control method of video-stream processor of the present invention is as follows:
One command buffer is set, and control command from each mission function of master control module is used for collecting; Two video memory unit A and B are set, are used for alternately display being shown control;
Video-stream processor at first is provided with eigenwert to control command after receiving the control command of other module, and deposits command buffer in together with eigenwert;
(1) video-stream processor is pressed the setting-up time cycle, control command in the reading order buffer zone, and control command judged, judge whether it needs to write corresponding video memory unit, be 1 as the eigenwert of the current video memory unit that is showing of correspondence it is revised as 0, be pressed into command buffer once more; Judge that the eigenwert as the corresponding video memory unit that does not show is 1, then do not process and be pressed into buffer unit once more; Judge as no eigenwert and then directly discharge this control command;
After judging that the video memory unit switches, the control command with eigenwert of reading write switch to current video memory unit; The current control command that another video memory element memory that is switched is gone into is performed, and shows by display;
(2) after the next time cycle arrives, video-stream processor continues the control command of reading order buffer zone and control command is judged, switch again until the video memory unit, the control command with eigenwert of reading is write switch to current video memory unit; Promptly repeat the process of (1).
Concrete, it is that display is carried out the maximum duration that control command display frame is required that the described setting-up time cycle needed greater than the hardware execution time.
Preferably, described eigenwert is for adopting the sign whether record order has write video memory unit A or B that is used for that two bit 00-11 represent.
The method of the invention adopts layering to handle to the implementation procedure that shows, the time-delay of effectively having avoided the hardware handles process to bring to system, by the alternately control that can receive and dispatch control command buffer zone and two video memory unit of order at any time, realize the mechanism of many order concurrent processing; Described method can improve the travelling speed and the operational efficiency of system greatly, has also improved the real-time problem that shows.
Description of drawings
Fig. 1 is existing display system theory diagram;
Fig. 2 is the process flow diagram of the method for the invention.
Embodiment
For making things convenient for those skilled in the art to understand technology contents of the present invention, the present invention is described in further detail below in conjunction with drawings and Examples.
As Fig. 2, can divide three phases with the implementation procedure of the method for the invention, the stage one: the control command acquisition phase; Stage two: the video memory unit stage is handled and write to control command; Stage three: picture is played up and the demonstration stage.
Stage one is the collect display command (coordinate position that shows as display text, picture, change etc..) of in master control module different task function of video-stream processor, and leaves these orders in the control command buffer zone.This buffer zone can need because of actual conditions, produce at random, so buffer zone is also supported the read-write of any time.
The groundwork of subordinate phase is the order of reading buffer zone, switches the video memory unit, after two conditions all satisfy, the control command in the command buffer is read out, and sends to the video memory unit.Judge by the mode that detects the control command eigenwert whether this order needs to back up once more simultaneously.If desired, after the modification command characteristics value, will order to be pressed into buffer zone once more, get time use ready.
The groundwork in stage three is that demonstration is played up and sent to picture, and this process is directly finished by video-stream processor.Independently two video memory unit are arranged in the video-stream processor, and a slice is used to receive control command, and the order that another sheet of while receives the last time is used for rendered picture and shows.Two work that hocket synchronously are to realize the continual renovation of picture.
Described method is divided into three phases with the implementation procedure of whole demonstration, i.e. the demonstration of text or picture need be experienced above three phases and could really show.This mode has been optimized procedure for displaying, can allow more efficient, the processes and displays faster of system.
Illustrate: by common mode, article one, display command must experience following process and finishes demonstration: obtain control command, send video memory unit A with control command, switch video memory unit A to B, wait A plays up and finishes ..., again control command is sent the video memory unit B, switch the video memory unit B to A, B plays up, and next control command is sent video memory unit A simultaneously.Described according to foregoing, when switching video memory unit (B/A), video-stream processor can be used for rendered picture with the content that switches to current video memory unit (A or B), video-stream processor to wait for current video memory unit play up finish after, discharge after control command being write another video memory unit again, and then carry out reading and carrying out of next order, with the saltus step of avoiding showing.The process of playing up generally needs 8 ~ 25ms.That is to say, according to usual way, show the time of minimum needs a 8 ~ 25ms of simple content, that if the time in a second is used for demonstration all, also can only refresh 40 contents of picture.If the displaying contents complexity, such as animation is arranged, show so the time of consumption systems greatly to make the efficient of system become very low that it is very slow that travelling speed also can become.
Among the present invention, control command is provided with eigenwert, this eigenwert can adopt two bit 00-11 to represent, wherein, it is as follows whether record order has write the corresponding relation of video memory unit A or B and eigenwert.
From the primitive character value of the order buffer area control command of reading is 11, after writing a video memory unit, with eigenwert wherein one be revised as zero, when two all be revised as zero after, release command.
During concrete the execution, the command buffer of video-stream processor is collected at any time from the order of each mission function.In setting cycle, video-stream processor is the interior control command of reading order buffer zone one by one, and the eigenwert of every control command judged, judge whether it needs to write corresponding video memory unit, be 1 as the eigenwert of the current video memory unit that is showing of correspondence it is revised as 0, be pressed into command buffer once more; Judge that the eigenwert as the corresponding video memory unit that does not show is 1, then do not process and be pressed into buffer unit once more; Judge as no eigenwert and then directly discharge this control command; In case there is switching the video memory unit in this cycle, then the control command that reads out is write successively the video memory unit after being switched, the work in this cycle is finished.This stage is periodically to carry out, and the time cycle is greater than the hardware execution time, always comprises in this cycle that a video memory unit is played up to switch to current action after finishing.Simultaneously, be switched the current control command of going into and be performed, show by display to the video memory element memory on backstage.Arrive when the setting cycle time, video-stream processor repeats said process, the order of reading order buffer zone successively.
The method of the invention is by being provided with the mode of eigenwert to control command, can be with many disposable video memory unit that send to video-stream processor of order, the video memory unit can be carried out control command one by one according to the principle of first in first out, to reduce the number of times of access hardware, improves system effectiveness.
The method of the invention owing to set up command buffer, can be collected from the order of each mission function at any time, thus also realize can concurrent control command mechanism.Generally, when an order will be handled, system can carry out two immediately, triphasic whole process.
The foregoing description only is a specific implementation of the present invention, and it describes comparatively concrete and detailed, can not therefore be interpreted as the restriction to claim of the present invention.Should be pointed out that for the person of ordinary skill of the art, without departing from the inventive concept of the premise, can also make some distortion and improvement, these conspicuous replacement forms all belong to protection scope of the present invention.
Claims (3)
1. the display control method of a video-stream processor is characterized in that,
One command buffer is set, and control command from each mission function of master control module is used for collecting; Two video memory unit A and B are set, are used for alternately display being shown control;
Video-stream processor at first is provided with eigenwert to control command after receiving the control command of other module, and deposits command buffer in together with eigenwert;
(1) video-stream processor is pressed the setting-up time cycle, control command in the reading order buffer zone, and control command judged, judge whether it needs to write corresponding video memory unit, be 1 as the eigenwert of the current video memory unit that is showing of correspondence it is revised as 0, be pressed into command buffer once more; Judge that the eigenwert as the corresponding video memory unit that does not show is 1, then do not process and be pressed into buffer unit once more; Judge as no eigenwert and then directly discharge this control command;
After judging that the video memory unit switches, the control command with eigenwert of reading write switch to current video memory unit; The current control command that another video memory element memory that is switched is gone into is performed, and shows by display;
(2) after the next time cycle arrives, video-stream processor continues the control command of reading order buffer zone and control command is judged, switch again until the video memory unit, the control command with eigenwert of reading is write switch to current video memory unit; Promptly repeat the process of (1).
2. the display control method of video-stream processor according to claim 1 is characterized in that: it be that display is carried out the maximum duration that control command display frame is required that the described setting-up time cycle needed greater than the hardware execution time.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201310154484.0A CN103226457B (en) | 2013-04-28 | 2013-04-28 | A kind of display control method of video-stream processor |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201310154484.0A CN103226457B (en) | 2013-04-28 | 2013-04-28 | A kind of display control method of video-stream processor |
Publications (2)
Publication Number | Publication Date |
---|---|
CN103226457A true CN103226457A (en) | 2013-07-31 |
CN103226457B CN103226457B (en) | 2016-03-02 |
Family
ID=48836927
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201310154484.0A Active CN103226457B (en) | 2013-04-28 | 2013-04-28 | A kind of display control method of video-stream processor |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN103226457B (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN108255568A (en) * | 2018-02-11 | 2018-07-06 | 深圳创维数字技术有限公司 | A kind of terminal interface display methods and device, terminal, storage medium |
CN108986759A (en) * | 2018-07-27 | 2018-12-11 | 中国核动力研究设计院 | A kind of graphic display system for npp safety grade DCS system |
CN110515868A (en) * | 2019-08-09 | 2019-11-29 | 苏州浪潮智能科技有限公司 | The method and apparatus for showing image |
Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1420703A (en) * | 2001-11-19 | 2003-05-28 | 三星电子株式会社 | Image data output controller using double buffering |
CN1825404A (en) * | 2005-02-24 | 2006-08-30 | 富士通日立等离子显示器股份有限公司 | Display control device of display panel and display device possessing same |
CN1845085A (en) * | 2005-04-06 | 2006-10-11 | 株式会社东芝 | Back-off timing mechanism |
US7373444B2 (en) * | 2005-04-15 | 2008-05-13 | Kabushiki Kaisha Toshiba | Systems and methods for manipulating entries in a command buffer using tag information |
CN101950551A (en) * | 2009-07-09 | 2011-01-19 | 佳能株式会社 | Image display device and control method thereof |
CN102243755A (en) * | 2010-05-13 | 2011-11-16 | 联发科技股份有限公司 | Graphics processing method and graphics processing apparatus |
-
2013
- 2013-04-28 CN CN201310154484.0A patent/CN103226457B/en active Active
Patent Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1420703A (en) * | 2001-11-19 | 2003-05-28 | 三星电子株式会社 | Image data output controller using double buffering |
CN1825404A (en) * | 2005-02-24 | 2006-08-30 | 富士通日立等离子显示器股份有限公司 | Display control device of display panel and display device possessing same |
CN1845085A (en) * | 2005-04-06 | 2006-10-11 | 株式会社东芝 | Back-off timing mechanism |
US7373444B2 (en) * | 2005-04-15 | 2008-05-13 | Kabushiki Kaisha Toshiba | Systems and methods for manipulating entries in a command buffer using tag information |
CN101950551A (en) * | 2009-07-09 | 2011-01-19 | 佳能株式会社 | Image display device and control method thereof |
CN102243755A (en) * | 2010-05-13 | 2011-11-16 | 联发科技股份有限公司 | Graphics processing method and graphics processing apparatus |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN108255568A (en) * | 2018-02-11 | 2018-07-06 | 深圳创维数字技术有限公司 | A kind of terminal interface display methods and device, terminal, storage medium |
CN108986759A (en) * | 2018-07-27 | 2018-12-11 | 中国核动力研究设计院 | A kind of graphic display system for npp safety grade DCS system |
CN110515868A (en) * | 2019-08-09 | 2019-11-29 | 苏州浪潮智能科技有限公司 | The method and apparatus for showing image |
Also Published As
Publication number | Publication date |
---|---|
CN103226457B (en) | 2016-03-02 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN101149640B (en) | Systems and methods for low-power computer operation | |
RU2006124191A (en) | VIRTUAL GLASS FOR THE GAME MACHINE | |
CN101257626B (en) | Method, apparatus for access DRAM and medium player | |
CN107851028A (en) | The narrow generation value of instruction operands is stored directly in the register mappings in out-of order processor | |
WO2005001658A3 (en) | Virtual desktop - meta-organization & control system | |
US8949554B2 (en) | Idle power control in multi-display systems | |
CN103995684B (en) | Method and system for synchronously processing and displaying mass images under ultrahigh resolution platform | |
WO2006129194A3 (en) | Frame synchronization in multiple video processing unit (vpu) systems | |
CN102103499A (en) | Forming a windowing display in a frame buffer | |
CN103377030A (en) | Image rotation control method and device | |
CN103412957A (en) | Data display method and device based on time axis | |
CN103226457A (en) | Display control method for display processor | |
CN104793903A (en) | Video data writing method, device and system based on IO sequencing | |
CN103064919B (en) | Method and device for preserving configuration parameters in business system | |
CN102625110B (en) | Caching system and caching method for video data | |
CN104424122A (en) | Electronic equipment and memory dividing method | |
CN101178806B (en) | System and method for managing texture data in computer | |
CN107077375A (en) | For the display methods of multiple operating system, device and electronic equipment | |
CN102436405B (en) | A kind of process context preservation, altering detecting method and device | |
CN106796535A (en) | Image display method, device, electronic equipment and computer program product | |
CN102833541B (en) | SDRAM control system used for MPEG-2 video decoding | |
CN102663987B (en) | Display driving method and display driving device of dual-channel video signals | |
CN102184715A (en) | Screen refreshing device and method based on syncretic communication terminal | |
CN201489451U (en) | Computer device | |
CN103327269B (en) | Adopt the High-Speed RADAR video display processing method of rolling output mode |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
CB02 | Change of applicant information |
Address after: 516006 Guangdong city of Huizhou province and Zhongkai hi tech Industrial Development Zone Five West Road No. 103 Applicant after: HUIZHOU DESAY SV AUTOMOTIVE CO., LTD. Address before: 516006 Guangdong city of Huizhou province and Zhongkai hi tech Industrial Development Zone Five West Road No. 103 Applicant before: Huizhou Desay SV Auto. Electronics Co., Ltd. |
|
COR | Change of bibliographic data | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant |