CN103150941B - Method for establishing visual virtual digital circuit - Google Patents

Method for establishing visual virtual digital circuit Download PDF

Info

Publication number
CN103150941B
CN103150941B CN201310125580.2A CN201310125580A CN103150941B CN 103150941 B CN103150941 B CN 103150941B CN 201310125580 A CN201310125580 A CN 201310125580A CN 103150941 B CN103150941 B CN 103150941B
Authority
CN
China
Prior art keywords
chip
current
data
seeking help
pin
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201310125580.2A
Other languages
Chinese (zh)
Other versions
CN103150941A (en
Inventor
李亮
刘王杰
苟秋林
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Zhejiang University of Media and Communications
Original Assignee
Zhejiang University of Media and Communications
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Zhejiang University of Media and Communications filed Critical Zhejiang University of Media and Communications
Priority to CN201310125580.2A priority Critical patent/CN103150941B/en
Publication of CN103150941A publication Critical patent/CN103150941A/en
Application granted granted Critical
Publication of CN103150941B publication Critical patent/CN103150941B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Landscapes

  • User Interface Of Digital Computer (AREA)

Abstract

The embodiment of the invention discloses a method for establishing a visual virtual digital circuit. The method comprises the following steps of: S10, establishing a default chip library in a background, and taking a digital logic chip as a design unit; S20, setting a visual chip description unit of the corresponding digital logic chip in the default chip library established in the background, an empty chip slot area, an input control switch area, a logical lamp display area, power input and grounded input in a foreground; S30, establishing a digital circuit by trigging a drag event and a visual connection description; and S40, giving corresponding input control switch signals to trigger the operation process of the digital circuit. By using an XML (Extensible Markup Language) semantic description method of an operation interface and an operation process of a virtual experiment, and applying the multimedia technology means, an experiment operator can store the experimental interface and the experimental process in an XML file so as to achieve the purpose of recording and reproducing the experimental process.

Description

A kind of method for building up of visual virtual digital circuit
Technical field
The invention belongs to field of computer technology, particularly a kind of method for building up of visual virtual digital circuit.
Background technology
In recent years, along with the develop rapidly of science and technology, virtual laboratory technology is arisen at the historic moment.Virtual laboratory is by existing various laboratory digital and virtual, the virtual experiment teaching system of the open style of structure.Virtual experimental platform and real experimental bench similar, can for operator do it yourself configuration, connect, regulate and experimental facilities, structure test and present experimental result.In the education activities of school, student can utilize virtual laboratory to preview, look back and contrived experiment, improves the manipulative ability in actual experiment and problem-solving ability; Teacher utilizes the equipment in virtual experimental platform and virtual experimental storage facility freely to build reasonably experiment or experiment case study, presents or understand experiment as auxiliary student to present as teaching on classroom.Utilize virtual laboratory teacher to teach student experimenting, also can help student's contrived experiment, reach good communication and raising experimental ability with this.
At present, in electronic circuit class Simulation Experiments Development, the following several technological means of main employing:
1) virtual experimental based on flash or other multimedia meanses designs
Adopt flash technology or other Multimedia means, design simulation actual implementation tryoff operation interface, with abundant multimedia interactive means, realize the process such as digital circuit and the operation of Experiment of Circuit Analysis simulation line.The operating process of what this type of Virtual Experiment Software was good simulate digital circuit and Experiment of Circuit Analysis, but owing to being confined to the problem of data processing aspect, there is certain deficiency in simulated experiment result in this type of simulation softward, lacks good autgmentability and application.
2) virtual experimental based on third-party Electronic Design class software realizes
By the design for electronic third-party design class software, as matlab, EWB (ELECTRONICSWORKBENCHEDA, EWB electric design automation), Labview etc., by exploitation or the application of design means, the result of analog digital Experiment of Electronic Technology, the experimentation of Digital Electronic Technique can be reacted accurately and show the Output rusults of Digital Electronic Technique in theory, rigorous analog and digital circuit and Experiment of Circuit Analysis Theoretical Design.But, due to the technology implementation feature of this type of third party software, in operating process He on operation interface, there is certain difference with the Digital Electronics Experiment of reality, lack the sense of reality of practical operation, affect the teaching efficiency of virtual experimental.
Summary of the invention
For solving the problem, the object of the present invention is to provide a kind of method for building up of visual virtual digital circuit, by adopting the XML semantic description method for virtual experimental operation visualization interface and operating process, application of multimedia technological means, experiment interface and experimentation can be preserved by experimental implementation person in the form of an xml-file, realize the object to experimentation record and reproduction.
For achieving the above object, technical scheme of the present invention is:
A method for building up for visual virtual digital circuit, comprises the following steps:
S10, set up on backstage and preset chip storehouse, using digital logic chip as design cell, define the logic function between several input and output pins needing the digital logic chip set up, and by extendible mark language XML file corresponding for the write of the logic function of definition;
S20, the chip visual description unit of the digital logic chip corresponding with the default chip storehouse that backstage is set up is set at visual virtual interface, hollow sheet slot zone, input control switch region, logic lamp viewing area, power supply input and ground connection input, wherein said chip visual description unit is associated with the chip in the chip storehouse stored based on XML file by the chip identification that chip is corresponding, hollow sheet slot region setting coordinates regional;
S30, hollow sheet slot zone is pulled into by the chip visual description unit of the correspondence triggering the digital logic chip chip that experiment needs by drag events, the input connecting terminals of input control switch being received the chip pulling hollow sheet slot zone into is described by visual line again, be connected by the logic lamp of the output of chip with logic lamp viewing area, the information of the data that the XML data of backstage employing simultaneously format record current chip is assigned and line completes the foundation of digital circuit;
S40, provide corresponding input control switching signal, the calculating process of trigger digital circuitry, specifically carry out following cycle calculations, the XML data of traversal line record, extract the data of wherein connection control switch, its corresponding gauge tap condition conversion is data and its data is submitted another control point of this connecting line; Then, be the control point of IN by all for all traversals connected node data record IO, obtain the data at this control point and its data be delivered to another control point of line; Again; The XML data that traversal record chip is assigned, according to the data of the back end of data record access chip pocket, and preserved, write the logical program of chip, by the data-mapping of the jack on chip pocket base on the corresponding pin of the chip on slot, difference in functionality according to each chip carries out corresponding logical process, is mapped on corresponding base jack after chip processes logic by the result of its output pin; Finally, it is the data of light that the control mouth of logic display lamp obtains the respective record of preserving line XML data, extracts its data with the display of control logic lamp afterwards.
Preferably, the concrete steps of the drag events described in S30 are:
In chip visual description unit, press left mouse button, select the chip needed, flip chip drag events, is stored in internal memory storehouse by the chip identification corresponding to chip visual description unit;
In chip dragging process, keep left mouse button to be down state always, the chip chosen in chip visual description unit will drag along with mouse movement track, in mouse drag process, when mouse central point enters into the region corresponding to sky chip pocket, trigger slot checking event, judge whether chip pin matches with empty chip pocket, calls corresponding Tip element and shows;
Left mouse button is upspring, system detects the matching status of current chip and slot automatically, do not have slot mate or do not mate with current slot as fruit chip is current, chip visual description unit recovers go back to chip-stored region automatically, and in internal memory storehouse, delete corresponding chip identification; As fruit chip mates with current slot, program obtains the mark of current slot, and in storehouse, transfer chip be marked on chip corresponding to chip library lookup and the logical relation reading chip pin, socket pin, slot chip status in corresponding slot, and are written in XML file by assignment.
Preferably, the concrete steps that the visual line described in S30 describes are:
Line starts, when mouse in Experimental Area, click by left button, judge mouse current place coordinate state, if when changing coordinates state belongs to the reserve areas such as chip pocket pin, switch socket pin or display socket pin, trigger line initiation event, obtain current pin coordinate, and identify slot state, be inserted in internal memory storehouse; After mouse leaves initial pin coordinate, display unit is setting up virtual line between coordinate residing for starting point and current mouse;
When mouse is clicked in Experimental Area, judge current mouse place coordinate state, if current mouse place coordinate is nonsystematic reserve area, wherein reserve area is chip pocket pin, switch socket pin or display socket pin, trigger line intermediate point event, obtain the coordinate of changing coordinates point, be stored in internal memory storehouse, form line sequence relation with line starting point state;
Mouse-click, if current mouse place coordinate is service area territory, obtain current pin state, judge input, output state, and with the comparison of initial pin state, if being all output, input state or constrained input is same slot, Miswire event will be called, using current comparison result as parameter, call error reminding method, interface shows corresponding error message, and deletes data relevant to current line in internal memory storehouse, current line replys original state; If current pin state is different from initial pin state, then trigger line and stop event, current slot coordinate and state are inserted in internal memory storehouse, line sequence relation is formed with other data in internal memory storehouse, transfer data relevant to current line in internal memory storehouse afterwards, be written in the XML file storing current experiment interface data with the form of two-dimensional array, complete the storage of data bus connection.
Preferably, the frequency of cycle calculations described in S40 is per secondly be greater than 100 times.
Preferably, S50 is comprised further after S10, set up self-defined chip, the self-defined chip area of the system that is arranged on of self-defined chip completes, and this area configurations has the number of pins of chip, the power supply of chip and the flag on ground, these information of employing XML data form are all recorded during preservation by the setting options such as the relation between the logical AND pin of chip, and generate corresponding chip, the self-defined chip pattern that the pattern of chip adopts system to provide, and be created in chip visual description unit.
Preferably, after S40, comprise S60 further, the foundation of collaborative simultaneously operating, specifically comprises the following steps:
S601, problem proposes
When user goes wrong in virtual experimental operating process, user clicks, and logs in and assists hall, and input username and password, calls corresponding user rs authentication webservice, carry out user rs authentication; When after user rs authentication success, produced problem in virtual experimental process can be described with the form of word, and problem of calling issues webservice, run into problem relevant information is stored in server end given problem XML file; Hall interactive interface unit of seeking help will read the problem XML file of specifying at a certain time interval, and new problem is shown seeking help in hall, for other users response;
S602, word is mutual
When other users see the problem that this user proposes seeking help in hall, double-click problem, triggering is answered a question event, the personal information of aid is written in the problem XML file that server end formulates, now connects based on XML file between aid user and seeking help person user; Seeking help person and aid can send chat Word message by chat event webservice to server end, realize the text communication between user and user;
S603, cooperation synchronously prepares
When the problem of seeking help can not be solved by word interactive mode, seeking help person sends cooperation synchronization request to aid, click connects, triggering is sought help event, call the cooperation webservice that seeks help by this problem relevant information, comprise seeking help person's information, aid's information and the problem of seeking help are sent in server end, be stored in problem XML file, the XML file at user's current operation interface is uploaded in server simultaneously, address operation interface file being stored in server end is written in problem XML file, and Case Number of automatically this being sought help is issued to aid, aid clicks cooperation and connects after receiving numbering of seeking help, input cooperation numbering, click cooperation, will triggered cooperative event, aid's state in change problem XML file, and in the problem XML file of correspondence, read XML file address, seeking help person interface, under downloading to local software file storage directory, and call notification Visual Intelligent Interface Model reads this XML file, interactive interface shows cooperation simultaneous display,
S604, cooperation simultaneously operating
After completing the synchronous set-up procedure of cooperation, click and start cooperation synchronously, under init state, seeking help person is mode of operation, can operate for virtual experimental operation interface, and aid is viewed status, can not operate virtual experimental interface; When after the user's complete operation being in mode of operation, click State Transferring, the mode of operation of user and viewed status can be exchanged, seeking help person watches, and aid operates; In whole co-operating process, Virtual Experiment Software will by server end webservice timing by be in mode of operation the virtual experimental operation interface file of uploading onto the server corresponding to collaborative request in, the Virtual Experiment Software being in viewed status reads the operation interface XML description document corresponding with the synchronization request that cooperates by server end webservice timing and on virtual experimental operation interface, realizes the synchronous of mode of operation interface and viewed status interface;
S605, completes cooperation
State Transferring and co-operating between seeking help person and aid, when seeking help person recognize the problem of seeking help solved or current aid person cannot deal with problems after seeking help person can disconnect current connection, triggering disconnects event, respective identification in setting problem XML file, mark current cooperative synchronously completes; And current co-operating is evaluated, when seeking help person evaluates---" solve, the correspondence of deleting in problem XML file is sought help event, and this problem of seeking help completes; When seeking help person evaluates---" unresolved, in setting problem XML file, current problem state of seeking help is init state, and this problem of seeking help will reenter hall of seeking help, and waits for and enters next collaborative processes.
Compared with prior art, beneficial effect of the present invention is as follows:
(1) the XML semantic description method for virtual experimental operation interface and operating process is adopted, application of multimedia technological means, experiment interface and experimentation can be preserved by experimental implementation person in the form of a file, realize the object to experimentation record and reproduction;
(2) adding by self-defined chip step, user according to using the chip needing to lack in self-defined default chip storehouse, can improve the autgmentability of system;
(3) by the foundation of collaborative simultaneously operating, make the visual virtual digital circuit set up have interactivity, the experimental level of user can better be improved.
Accompanying drawing explanation
Fig. 1 is the flow chart of steps of the method for building up of the visual virtual digital circuit of one embodiment of the invention;
Fig. 2 is the structural representation in each unit in foreground of the embodiment of the present invention;
Fig. 3 is the flow chart of steps of the method for building up of the visual virtual digital circuit of further embodiment of this invention;
Fig. 4 is the flow chart of steps of the method for building up of the visual virtual digital circuit of another embodiment of the present invention.
Detailed description of the invention
In order to make object of the present invention, technical scheme and advantage clearly understand, below in conjunction with drawings and Examples, the present invention is further elaborated.Should be appreciated that specific embodiment described herein only in order to explain the present invention, be not intended to limit the present invention.
On the contrary, the present invention is contained any by the substituting of making on marrow of the present invention and scope of defining of claim, amendment, equivalent method and scheme.Further, in order to make the public have a better understanding to the present invention, in hereafter details of the present invention being described, detailedly describe some specific detail sections.Do not have the description of these detail sections can understand the present invention completely for a person skilled in the art yet.
With reference to figure 1, be depicted as the flow chart of steps of the method for building up of the visual virtual digital circuit of one embodiment of the invention, it comprises the following steps:
S10, set up on backstage and preset chip storehouse, using digital logic chip as design cell, define the logic function between several input and output pins needing the digital logic chip set up, and by extendible markup language (Extensible Markup Language, XML) file corresponding for the write of the logic function of definition;
Be described to set up digital logic chip 74LS00,74LS00 is Unit 4 and input nand gate, in the foundation of chip logic unit, in the form of an xml-file, set up the node based on each pin of 74LS00, and the status information of each pin of 74LS00 is described in node, as the logical relation etc. of pin numbering, pin input/output state, pin and other pins.
S20, the chip visual description unit of digital logic chip corresponding in the default chip storehouse that foregrounding and backstage are set up, hollow sheet slot zone, input control switch region, logic lamp viewing area, power supply input and ground connection input, wherein said chip visual description unit is associated with the chip in the chip storehouse stored based on XML file by the chip identification that chip is corresponding, hollow sheet slot region setting coordinates regional;
Chip visual description unit includes the icons setting up chip all in default chip storehouse, such as, the 74LS00 chip arranged in previous step shows with the form of icon in chip visual description unit, and represent its model unique markup character chip is indicated, unique markup character of such as 74LS00 is " 74LS00 ", user sees that namely its markup character knows its logic function, can carry out good chip selection in an experiment.
In an embody rule example, hollow sheet slot zone is to be dispersed with A ~ I Gong Jiuge district, and wherein A to F is 14 pin chip region, and G to I district is 16 pin chip region.In other application example, slot zone in hollow sheet slot zone is arranged on more than one, concrete number and arrangement are according to adjusting in instantiation.Making in concrete experimentation by arranging multiple slot zone, the design of the virtual digit circuit be made up of multiple digital logic chip can be carried out, improve the autgmentability of system.
Input control switch be the logic switch that can control to be input as " 0 " or level"1", logic lamp viewing area is the logic display lamp exported as " 0 " or level"1", in embody rule example, can arrange and export as " 1 " display lamp is bright, export " 0 " display lamp and go out.Can certainly be arranged to output level difference and be shown as different colors, such as " 1 " is for red, and " 0 " is for green.
S30, hollow sheet slot zone is pulled into by the chip visual description unit of the correspondence triggering the digital logic chip chip that experiment needs by drag events, the input connecting terminals of input control switch being received the chip pulling hollow sheet slot zone into is described by visual line again, be connected by the logic lamp of the output of chip with logic lamp viewing area, the information of the data that the XML data of backstage employing simultaneously format record current chip is assigned and line completes the foundation of digital circuit.
In embody rule example, the concrete steps of drag events are:
In chip visual description unit, press left mouse button, select the chip needed, flip chip drag events, is stored in internal memory storehouse by the chip identification corresponding to chip visual description unit;
In chip dragging process, keep left mouse button to be down state always, the chip chosen in chip visual description unit will drag along with mouse movement track, in mouse drag process, when mouse central point enters into the region corresponding to sky chip pocket, trigger slot checking event, judge whether chip pin matches with empty chip pocket, calls corresponding Tip element and shows;
Left mouse button is upspring, system detects the matching status of current chip and slot automatically, do not have slot mate or do not mate with current slot as fruit chip is current, chip visual description unit recovers go back to chip-stored region automatically, and in internal memory storehouse, delete corresponding chip identification; As fruit chip mates with current slot, program obtains the mark of current slot, and in storehouse, transfer chip be marked on chip corresponding to chip library lookup and the logical relation reading chip pin, socket pin, slot chip status in corresponding slot, and are written in XML file by assignment.
The concrete steps that visual line describes are:
Line starts, when mouse in Experimental Area, click by left button, judge mouse current place coordinate state, if when changing coordinates state belongs to the reserve areas such as chip pocket pin, switch socket pin or display socket pin, trigger line initiation event, obtain current pin coordinate, and identify slot state, be inserted in internal memory storehouse; After mouse leaves initial pin coordinate, display unit is setting up virtual line between coordinate residing for starting point and current mouse;
When mouse is clicked in Experimental Area, judge current mouse place coordinate state, if current mouse place coordinate is nonsystematic reserve area, wherein reserve area is chip pocket pin, switch socket pin or display socket pin, trigger line intermediate point event, obtain the coordinate of changing coordinates point, be stored in internal memory storehouse, form line sequence relation with line starting point state;
Mouse-click, if current mouse place coordinate is service area territory, obtain current pin state, judge input, output state, and with the comparison of initial pin state, if being all output, input state or constrained input is same slot, Miswire event will be called, using current comparison result as parameter, call error reminding method, interface shows corresponding error message, and deletes data relevant to current line in internal memory storehouse, current line replys original state; If current pin state is different from initial pin state, then trigger line and stop event, current slot coordinate and state are inserted in internal memory storehouse, line sequence relation is formed with other data in internal memory storehouse, transfer data relevant to current line in internal memory storehouse afterwards, be written in the XML file storing current experiment interface data with the form of two-dimensional array, complete the storage of data bus connection.
With the structure of this uniqueness, utilize the dot characteristics of data and the line segment characteristic of line, can connecting line be added, can connecting line be revised, more can delete connecting line.Like this for its experimental bench interface keeps its flexibility to provide conveniently.Can sketch the contours line segment dynamically, the attribute simultaneously revising line segment when needed keeps harmonious by itself and the total arrangement at experimental bench interface.
Chip visual description unit is shown as with reference to figure 2, hollow sheet slot zone, input control switch region, logic lamp viewing area, the structural representation that power supply input and ground connection input, be such as 14 pin chips with chip A, chip A is 16 pin chips, slot zone C is 14 pin chip pocket districts, and slot zone D is 16 pin chip pocket districts is that example is described.To be successfully completed if dragging chip A is put into slot zone C chips drag and drop, dragging chip B is put into slot zone D chips drag and drop and also will be successfully completed.If slot zone C has chip will point out mistake " in chip pocket existing chip ", mistake " 14 pin chips can not be placed on the slot of 16 pins " will be pointed out if be put into by chip A in the D of slot zone, and chip B will be put in the C of slot zone and will point out mistake " 16 pin chips can not be placed on the slot of 14 pins ".The chip of needs can be dragged to suitable slot zone by drag events, describe will the input pin connected be needed to be connected with the input switch of input control switch region by visual line again, be connected needing the output pin connected with the output logic lamp of output logic lamp viewing area, power input pin is connect power supply input, grounding pin ground connection inputs, and the information of the data that the XML data of backstage employing simultaneously format record current chip is assigned and line completes the foundation of digital circuit.
S40, provide corresponding input control switching signal, the calculating process of trigger digital circuitry, specifically carry out following cycle calculations, the XML data of traversal line record, extract the data of wherein connection control switch, its corresponding gauge tap condition conversion is data and its data is submitted another control point of this connecting line; Then, be the control point of IN by all for all traversals connected node data record IO, obtain the data at this control point and its data be delivered to another control point of line; Again; The XML data that traversal record chip is assigned, according to the data of the back end of data record access chip pocket, and preserved, write the logical program of chip, by the data-mapping of the jack on chip pocket base on the corresponding pin of the chip on slot, difference in functionality according to each chip carries out corresponding logical process, is mapped on corresponding base jack after chip processes logic by the result of its output pin; Finally, it is the data of light that the control mouth of logic display lamp obtains the respective record of preserving line XML data, extracts its data with the display of control logic lamp afterwards.
Wherein, in embody rule example, the frequency of cycle calculations is per secondly be greater than 100 times.So both ensure that the real-time of data, also bring facility to foundation.Such as: if on off state there occurs change, so data result can reflect at once, there occurs change with display switch state; If experimenter deletes the chip of experiment or the connecting line of experiment, so the result of data also can this change accordingly.So namely, while guarantee real-time, also ensure that the emulation of experiment, allow experimenter experience the sensation of testing in real time and truly of experiment.
By above technical scheme, adopt the XML semantic description method for virtual experimental operation interface and operating process, application of multimedia technological means, makes experimental implementation person experiment interface and experimentation can be preserved in the form of a file, realizes the object to experimentation record and reproduction.
With reference to figure 3, be depicted as the flow chart of steps of the method for building up of the visual virtual digital circuit of further embodiment of this invention, on the basis of a upper embodiment, after step S10, increase S50 further in the present embodiment, set up self-defined chip.The self-defined chip area of the system that is arranged on of self-defined chip completes, this area configurations has the number of pins of chip, the power supply of chip and the flag on ground, the setting options such as the relation between the logical AND pin of chip, during preservation, these information of employing XML data form are all recorded, and generate corresponding chip, the self-defined chip pattern that the pattern of chip adopts system to provide, and be created in chip visual description unit.
Such as wherein in an embody rule example, provide the experiment chip of two types, 14 pins and 16 pin type chips self-defined.First user needs to select self-designed is the chip of 14 pins or 16 pins, carries out corresponding basic setup, enormously simplify the operation of user according to the chip type that user selects, and also provides conveniently for guiding user to complete chip design.Next need to design the pin attribute that pin attribute district arranges chip, after the selection chip type of previous step, some corresponding basic pin attributes do not select person good, now only need the attribute of respective pins that will use of the person of choosing, namely be defaulted as NULL (for empty) if do not selected, can only do not select person to need the pin attribute used.The pin attribute of chip is divided into four kinds, IN OUT and VCC GND, set in previous step VCC GND.Each attribute is expressed as, and IN is the input representing chip, and OUT represents the output of chip, and VCC represents the power end of chip, and GND represents the earth terminal of chip.
After setting up chip attribute, can according to the logical expression of chip attribute design chip.Individual functional module is had to be " self-defined chip pin logic " in the right area of self-defined chip window.Two pieces of regions are divided into again, logical AND function and logic OR functional area in " self-defined chip pin logic "; Logical AND zone design be each pin of chip and logic, logic OR zone design be each pin of chip or logic.In these two regions, can fill in two logical expressions, the construction cycle to reduce software after the chip design needs that can meet the overwhelming majority is mainly considered in such design.In the pin sequence number that the left side input attributes of expression formula is IN, each expression formula can be left a blank, also can whole expression formula all leave a blank, empty local software can according to being that logical AND or logic OR expression formula carry out corresponding logical process, but can not input attributes be VCC the pin sequence number of GND; Need input attributes to be the chip pin sequence number of OUT on the right of expression formula.Last software can generate the complete logical expression formula of self-defined chip according to the definition logic of the type of chip, chip pin type and chip, this step has been come by software certainly, and user only needs to set corresponding attribute.
Bottom self-defined chip window, there are three buttons, are respectively: delete, empty and add band experimental bench.When clicking " deletion " button in the window, need first selected button type, then software can judge whether virtual experimental system has the self-defined chip of respective type, if virtual experimental system has the chip of respective type, and that corresponding chip that will remove on virtual experimental system." empty " button to be mainly used in the current various data inserted in self-definition design chip window to empty, to facilitate designer to redesign, because the data in self-defined chip window will be emptied, so this function is cautious use of, in order to avoid lose the data designed.The button that " adds experimental bench to " adds the chip designed to virtual experimental system for completing, after self-defined chip adds on virtual experimental system, user just can operate self-defined chip as the chip in function software chip storehouse, self-defined chip is now the same with the chip preset in chip storehouse, just the logic of chip is user oneself definition, during chip actuating logic, the chip logic defined according to user oneself is carried out logical process.
By adding of self-defined chip step, user according to using the chip needing to lack in self-defined default chip storehouse, can improve the autgmentability of system.
With reference to figure 4, be depicted as the flow chart of steps of the method for building up of the visual virtual digital circuit of another embodiment of the present invention, on embodiment basis, comprise S60 further after S40, the foundation of collaborative simultaneously operating, specifically comprises the following steps:
S601, problem proposes
When user goes wrong in virtual experimental operating process, user clicks, and logs in and assists hall, and input username and password, calls corresponding user rs authentication webservice, carry out user rs authentication; When after user rs authentication success, produced problem in virtual experimental process can be described with the form of word, and problem of calling issues webservice, run into problem relevant information is stored in server end given problem XML file; Hall interactive interface unit of seeking help will read the problem XML file of specifying at a certain time interval, and new problem is shown seeking help in hall, for other users response;
S602, word is mutual
When other users see the problem that this user proposes seeking help in hall, double-click problem, triggering is answered a question event, the personal information of aid is written in the problem XML file that server end formulates, now connects based on XML file between aid user and seeking help person user; Seeking help person and aid can send chat Word message by chat event webservice to server end, realize the text communication between user and user;
S603, cooperation synchronously prepares
When the problem of seeking help can not be solved by word interactive mode, seeking help person sends cooperation synchronization request to aid, click connects, triggering is sought help event, call the cooperation webservice that seeks help by this problem relevant information, comprise seeking help person's information, aid's information and the problem of seeking help are sent in server end, be stored in problem XML file, the XML file at user's current operation interface is uploaded in server simultaneously, address operation interface file being stored in server end is written in problem XML file, and Case Number of automatically this being sought help is issued to aid, aid clicks cooperation and connects after receiving numbering of seeking help, input cooperation numbering, click cooperation, will triggered cooperative event, aid's state in change problem XML file, and in the problem XML file of correspondence, read XML file address, seeking help person interface, under downloading to local software file storage directory, and call notification Visual Intelligent Interface Model reads this XML file, interactive interface shows cooperation simultaneous display,
S604, cooperation simultaneously operating
After completing the synchronous set-up procedure of cooperation, click and start cooperation synchronously, under init state, seeking help person is mode of operation, can operate for virtual experimental operation interface, and aid is viewed status, can not operate virtual experimental interface; When after the user's complete operation being in mode of operation, click State Transferring, the mode of operation of user and viewed status can be exchanged, seeking help person watches, and aid operates; In whole co-operating process, Virtual Experiment Software will by server end webservice timing by be in mode of operation the virtual experimental operation interface file of uploading onto the server corresponding to collaborative request in, the Virtual Experiment Software being in viewed status reads the operation interface XML description document corresponding with the synchronization request that cooperates by server end webservice timing and on virtual experimental operation interface, realizes the synchronous of mode of operation interface and viewed status interface;
S605, completes cooperation
State Transferring and co-operating between seeking help person and aid, when seeking help person recognize the problem of seeking help solved or current aid person cannot deal with problems after seeking help person can disconnect current connection, triggering disconnects event, respective identification in setting problem XML file, mark current cooperative synchronously completes; And current co-operating is evaluated.When seeking help person evaluates---" solve, the correspondence of deleting in problem XML file is sought help event, and this problem of seeking help completes; When seeking help person evaluates---" unresolved, in setting problem XML file, current problem state of seeking help is init state, and this problem of seeking help will reenter hall of seeking help, and waits for and enters next collaborative processes.
Certainly, those skilled in the art should immediately, and this step also can be added on the basis of embodiment 2.By the foundation of collaborative simultaneously operating, make the visual virtual digital circuit set up have interactivity, the experimental level of user can better be improved.
The foregoing is only preferred embodiment of the present invention, not in order to limit the present invention, all any amendments done within the spirit and principles in the present invention, equivalent replacement and improvement etc., all should be included within protection scope of the present invention.

Claims (6)

1. a method for building up for visual virtual digital circuit, is characterized in that, comprises the following steps:
S10, set up on backstage and preset chip storehouse, using digital logic chip as design cell, define the logic function between several input and output pins needing the digital logic chip set up, and by extendible mark language XML file corresponding for the write of the logic function of definition;
S20, the chip visual description unit of the digital logic chip corresponding with the default chip storehouse that backstage is set up is set at visual virtual interface, hollow sheet slot zone, input control switch region, logic lamp viewing area, power supply input and ground connection input, wherein said chip visual description unit is associated with the chip in the chip storehouse stored based on XML file by the chip identification that chip is corresponding, hollow sheet slot region setting coordinates regional;
S30, chip visual description unit corresponding for the digital logic chip of experiment needs is pulled into hollow sheet slot zone by triggering drag events, the input connecting terminals of input control switch being received the chip pulling hollow sheet slot zone into is described by visual line again, be connected by the logic lamp of the output of chip with logic lamp viewing area, the information of the data that the XML data of backstage employing simultaneously format record current chip is assigned and line completes the foundation of digital circuit;
S40, provide corresponding input control switching signal, the calculating process of trigger digital circuitry, specifically carry out following cycle calculations, the XML data of traversal line record, extract the data of wherein connection control switch, its corresponding gauge tap condition conversion is data and its data is submitted another control point of this connecting line; Then, be the control point of IN by all for all traversals connected node data record IO, obtain the data at this control point and its data be delivered to another control point of line; Again; The XML data that traversal record chip is assigned, according to the data of the back end of data record access chip pocket, and preserved, write the logical program of chip, by the data-mapping of the jack on chip pocket base on the corresponding pin of the chip on slot, difference in functionality according to each chip carries out corresponding logical process, is mapped on corresponding base jack after chip processes logic by the result of its output pin; Finally, it is the data of light that the control mouth of logic display lamp obtains the respective record of preserving line XML data, extracts its data with the display of control logic lamp afterwards.
2. the method for building up of visual virtual digital circuit according to claim 1, is characterized in that, the concrete steps of the drag events described in S30 are:
In chip visual description unit, press left mouse button, select the chip needed, flip chip drag events, is stored in internal memory storehouse by the chip identification corresponding to chip visual description unit;
In chip dragging process, keep left mouse button to be down state always, the chip chosen in chip visual description unit will drag along with mouse movement track, in mouse drag process, when mouse central point enters into the region corresponding to sky chip pocket, trigger slot checking event, judge whether chip pin matches with empty chip pocket, calls corresponding Tip element and shows;
Left mouse button is upspring, system detects the matching status of current chip and slot automatically, do not have slot mate or do not mate with current slot as fruit chip is current, chip visual description unit recovers go back to chip-stored region automatically, and in internal memory storehouse, delete corresponding chip identification; As fruit chip mates with current slot, program obtains the mark of current slot, and in storehouse, transfer chip be marked on chip corresponding to chip library lookup and the logical relation reading chip pin, socket pin, slot chip status in corresponding slot, and are written in XML file by assignment.
3. the method for building up of visual virtual digital circuit according to claim 1, is characterized in that, the concrete steps that the visual line described in S30 describes are:
Line starts, when mouse in Experimental Area, click by left button, judge mouse current place coordinate state, if when changing coordinates state belongs to the reserve areas such as chip pocket pin, switch socket pin or display socket pin, trigger line initiation event, obtain current pin coordinate, and identify slot state, be inserted in internal memory storehouse; After mouse leaves initial pin coordinate, display unit is setting up virtual line between coordinate residing for starting point and current mouse;
When mouse is clicked in Experimental Area, judge current mouse place coordinate state, if current mouse place coordinate is nonsystematic reserve area, wherein reserve area is chip pocket pin, switch socket pin or display socket pin, trigger line intermediate point event, obtain the coordinate of changing coordinates point, be stored in internal memory storehouse, form line sequence relation with line starting point state;
Mouse-click, if current mouse place coordinate is service area territory, obtain current pin state, judge input, output state, and with the comparison of initial pin state, if being all output, input state or constrained input is same slot, Miswire event will be called, using current comparison result as parameter, call error reminding method, interface shows corresponding error message, and deletes data relevant to current line in internal memory storehouse, current line replys original state; If current pin state is different from initial pin state, then trigger line and stop event, current slot coordinate and state are inserted in internal memory storehouse, line sequence relation is formed with other data in internal memory storehouse, transfer data relevant to current line in internal memory storehouse afterwards, be written in the XML file storing current experiment interface data with the form of two-dimensional array, complete the storage of data bus connection.
4. according to the method for building up of the arbitrary described visual virtual digital circuit of claims 1 to 3, it is characterized in that, the frequency of cycle calculations described in S40 is per secondly be greater than 100 times.
5. according to the method for building up of the arbitrary described visual virtual digital circuit of claims 1 to 3, it is characterized in that, S50 is comprised further after S10, set up self-defined chip, the self-defined chip area of the system that is arranged on of self-defined chip completes, this area configurations has the number of pins of chip, the power supply of chip and the flag on ground, the setting options such as the relation between the logical AND pin of chip, during preservation, these information of employing XML data form are all recorded, and generate corresponding chip, the self-defined chip pattern that the pattern of chip adopts system to provide, and be created in chip visual description unit.
6. the method for building up of visual virtual digital circuit according to claim 1, is characterized in that, after S40, comprise S60 further, and the foundation of collaborative simultaneously operating, specifically comprises the following steps:
S601, problem proposes
When user goes wrong in virtual experimental operating process, user clicks, and logs in and assists hall, and input username and password, calls corresponding user rs authentication webservice, carry out user rs authentication; When after user rs authentication success, produced problem in virtual experimental process can be described with the form of word, and problem of calling issues webservice, run into problem relevant information is stored in server end given problem XML file; Hall interactive interface unit of seeking help will read the problem XML file of specifying at a certain time interval, and new problem is shown seeking help in hall, for other users response;
S602, word is mutual
When other users see the problem that this user proposes seeking help in hall, double-click problem, triggering is answered a question event, the personal information of aid is written in the problem XML file that server end formulates, now connects based on XML file between aid user and seeking help person user; Seeking help person and aid can send chat Word message by chat event webservice to server end, realize the text communication between user and user;
S603, cooperation synchronously prepares
When the problem of seeking help can not be solved by word interactive mode, seeking help person sends cooperation synchronization request to aid, click connects, triggering is sought help event, call the cooperation webservice that seeks help by this problem relevant information, comprise seeking help person's information, aid's information and the problem of seeking help are sent in server end, be stored in problem XML file, the XML file at user's current operation interface is uploaded in server simultaneously, address operation interface file being stored in server end is written in problem XML file, and Case Number of automatically this being sought help is issued to aid, aid clicks cooperation and connects after receiving numbering of seeking help, input cooperation numbering, click cooperation, will triggered cooperative event, aid's state in change problem XML file, and in the problem XML file of correspondence, read XML file address, seeking help person interface, under downloading to local software file storage directory, and call notification Visual Intelligent Interface Model reads this XML file, interactive interface shows cooperation simultaneous display,
S604, cooperation simultaneously operating
After completing the synchronous set-up procedure of cooperation, click and start cooperation synchronously, under init state, seeking help person is mode of operation, can operate for virtual experimental operation interface, and aid is viewed status, can not operate virtual experimental interface; When after the user's complete operation being in mode of operation, click State Transferring, the mode of operation of user and viewed status can be exchanged, seeking help person watches, and aid operates; In whole co-operating process, Virtual Experiment Software will by server end webservice timing by be in mode of operation the virtual experimental operation interface file of uploading onto the server corresponding to collaborative request in, the Virtual Experiment Software being in viewed status reads the operation interface XML description document corresponding with the synchronization request that cooperates by server end webservice timing and on virtual experimental operation interface, realizes the synchronous of mode of operation interface and viewed status interface;
S605, completes cooperation
State Transferring and co-operating between seeking help person and aid, when seeking help person recognize the problem of seeking help solved or current aid person cannot deal with problems after seeking help person can disconnect current connection, triggering disconnects event, respective identification in setting problem XML file, mark current cooperative synchronously completes; And current co-operating is evaluated, when seeking help person evaluates---" solve, the correspondence of deleting in problem XML file is sought help event, and this problem of seeking help completes; When seeking help person evaluates---" unresolved, in setting problem XML file, current problem state of seeking help is init state, and this problem of seeking help will reenter hall of seeking help, and waits for and enters next collaborative processes.
CN201310125580.2A 2013-04-10 2013-04-10 Method for establishing visual virtual digital circuit Active CN103150941B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201310125580.2A CN103150941B (en) 2013-04-10 2013-04-10 Method for establishing visual virtual digital circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201310125580.2A CN103150941B (en) 2013-04-10 2013-04-10 Method for establishing visual virtual digital circuit

Publications (2)

Publication Number Publication Date
CN103150941A CN103150941A (en) 2013-06-12
CN103150941B true CN103150941B (en) 2015-03-25

Family

ID=48548973

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201310125580.2A Active CN103150941B (en) 2013-04-10 2013-04-10 Method for establishing visual virtual digital circuit

Country Status (1)

Country Link
CN (1) CN103150941B (en)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104269098B (en) * 2014-10-13 2016-05-25 上海交通大学 Strengthen the system of network experiment line telepresenc
CN104616557B (en) * 2015-01-30 2017-05-17 南车株洲电力机车有限公司 Generating method and system and control method and system for railway vehicle artificial circuit
CN106959883A (en) * 2017-03-10 2017-07-18 深圳航天科技创新研究院 A kind of method for realizing virtual checking system data acquisition
CN108959682B (en) * 2018-03-30 2023-06-23 浙江传媒学院 Method for establishing circuit virtual experiment
CN109143034A (en) * 2018-09-10 2019-01-04 上海华虹集成电路有限责任公司 Chip ADC automatic performance test system and method
CN109684741B (en) * 2018-12-27 2023-06-16 浙江传媒学院 Multi-granularity virtual experiment circuit construction method
CN110428684A (en) * 2019-07-19 2019-11-08 暨南大学 The Physical Experiment artificial intelligence automotive engine system and working method of virtual reality
CN111026778B (en) * 2019-12-16 2023-05-30 华南理工大学广州学院 Data searching method of multifunctional engraving machine based on LabVIEW

Also Published As

Publication number Publication date
CN103150941A (en) 2013-06-12

Similar Documents

Publication Publication Date Title
CN103150941B (en) Method for establishing visual virtual digital circuit
CN103632581B (en) Electric energy acquisition terminal debugging O&M analog simulation method
CN105305418B (en) A kind of distribution terminal self-described method based on IEC61850 standards
CN103853611B (en) The method and electronic equipment that text between application program is fast replicated
CN105955888A (en) Page debugging and previewing method and system
CN109684741A (en) More granularity virtual experimental circuit construction methods
CN106557314A (en) Applied software development method and device
CN110102058A (en) The generation method of Virtual Building model, device, processor and terminal in game
CN102778647A (en) System and method for circuit testing
CN109710909A (en) Content acquisition method, device, terminal and storage medium
CN109933311A (en) A kind of information system creation method and relevant apparatus
CN107948008B (en) Modeling method for low-voltage distribution network monitoring system
CN108399072A (en) Five application page update method and device
CN105653510A (en) Electronic homework correction method, device and system
CN107765556A (en) The smart home product human-computer interaction interface that solid figure is shown
CN103793219A (en) Mobile terminal application development system and method
CN105930421A (en) Internet-based online course making system, method and apparatus
CN109840201B (en) UI test method, device, electronic equipment and computer readable storage medium
CN104900094A (en) Implementation method and device for writing simulation in terminal
CN104484093B (en) The arrangement display methods and device of graphical interfaces
CN113705143B (en) Automatic simulation system and automatic simulation method
CN100504786C (en) High fidelity emulated user interface test method
CN105242958A (en) Virtual testing system and HLA simulation system data exchange method
CN106598292B (en) Intelligent writing method, lettering pen, node configuration device, plate and system
Fu et al. Design of experiment platform for digital substation based on IEC 61850

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant