CN103116809B - The dispatching device of the batch processor of used for products race sequence and method - Google Patents

The dispatching device of the batch processor of used for products race sequence and method Download PDF

Info

Publication number
CN103116809B
CN103116809B CN201310022583.3A CN201310022583A CN103116809B CN 103116809 B CN103116809 B CN 103116809B CN 201310022583 A CN201310022583 A CN 201310022583A CN 103116809 B CN103116809 B CN 103116809B
Authority
CN
China
Prior art keywords
batch processor
product family
time
scheduling
race
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN201310022583.3A
Other languages
Chinese (zh)
Other versions
CN103116809A (en
Inventor
贾文友
刘莉
赵雪松
刘涛
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Anhui Polytechnic University
Original Assignee
Anhui Polytechnic University
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Anhui Polytechnic University filed Critical Anhui Polytechnic University
Priority to CN201310022583.3A priority Critical patent/CN103116809B/en
Publication of CN103116809A publication Critical patent/CN103116809A/en
Application granted granted Critical
Publication of CN103116809B publication Critical patent/CN103116809B/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Abstract

The batch processor dispatching device that a kind of used for products race for Re-entrant lines sorts and method, comprise two submodules: based on the Real-Time Scheduling simulation platform module of heuritic approach with solve module based on the sequence of lax MIXED INTEGER linear mathematical model, these two modules to circulate execution based on rolling time horizon strategy under variable time window.Sequence solves module not to batching and batch sequence of workpiece in the different product race in the phase buffer before batch processor, is directly optimized sequence to different product race; Workpiece in product family the highest for priority level is implemented scheduling according to the working ability of free time available batch processor by Real-Time Scheduling emulation platform.The present invention is ensureing greatly to reduce the time complexity of algorithm in the higher situation of precision of separating, and the real-time optimal scheduling of the lower batch processor that realizes very well reentrying, meets semicon industry punctuality production demand.Concept of the present invention is simple, and it is convenient to realize, and is beneficial to the reentrant industries such as semiconductor and applies.

Description

The dispatching device of the batch processor of used for products race sequence and method
Art
The present invention relates to the batch processor scheduling of reentry production line, particularly relate to batch processor dispatching device and dispatching method that a kind of used for products race for Re-entrant lines sorts.
Background technology
Re-entrant lines is at the beginning of the nineties at the end of the eighties in last century, the concept proposed for the productive prospecting of the industry such as semi-conductor chip, film by U.S. Kumar professor, and be classified as the 3rd class reentry type production line (re-entrant) being different from Flow-shop (between streamlined car) and Job-shop (single piece type workshop), namely do not complete product when transmitting along production line, likely access same worktable for several times.Batch processing refers to when being no more than the maximum working ability of worktable, once can process multiplely not complete product, and the multiple product that do not complete of each actual processing is called batch (Batch).As can multiple enter semiconductor core slice assembly line in, the batch processors such as boiler tube district have the process time that process time is generally all greater than non-batch processor, need multilayer reentry to process, and the characteristic such as batch processor price is more expensive.The bottleneck machine of semiconductor producing system is generally batch processor.The rational management of the batch processor of Re-entrant lines controls to become a NP-hard problem in studying with control of dispatching, it governs the Whole Performance of semi-conductor manufacturing system, the rational management control research carrying out batch processor is significant to the performance improving semiconductor core slice assembly line, is academia and one of study hotspot applying boundary always.
At present, from the situation that the semi-conductor chip of China and even various countries is produced, quickly, the Research of Scheduling Method of production line does not catch up with the needs of its practical development far away to the speed of renewal of the equipment and product up-gradation.On semiconductor Re-entrant lines, for in the scheduling of batch processor production run, conventional batch processor scheduling model comprises: to the different phase product family (note: product family's concept is different from product type in the impact damper before batch processor, suppose that the quantity of product type is N, the number of times of product needed reentry batch processor is K, the then quantity F=N.K of product family) workpiece by certain regular batching, organize batch again by certain objective function optimal sequencing and scheduling medium priority the highest batch to idle available batch processor.But along with the continuous increase of the piece count in the impact damper before batch processor, the also corresponding increase of the lot number amount organized, the scale of such scheduling problem increases, and increases the difficulty of Solve problems, and it is elongated to make to solve the time, the precision that the time complexity finally affecting dispatching algorithm is conciliate.
Summary of the invention
The present invention is directed to the technical matters existed in above-mentioned prior art, the batch processor dispatching device providing a kind of used for products race for Re-entrant lines to sort and dispatching method, overcome the continuous increase along with the piece count in the impact damper before batch processor in the multimachine batch processing dynamic realtime scheduling process of the semiconductor core slice assembly line with characteristic of can reentrying, the also corresponding increase of the lot number amount organized, the scale of scheduling problem increases, the difficulty of Solve problems increases, and it is elongated to make to solve the time, the limitation of the precision that the final time complexity affecting dispatching algorithm is conciliate.
The present invention specifically solves the technical solution that its technical matters adopts:
The dispatching device of the batch processor of a kind of used for products race sequence, the multi-product race that research object is multimachine parallel batch processing equipment group and is scheduled, requiring the product of batch processing equipment to reentry is license, product family dynamically arrives, and comprises two submodules: based on the Real-Time Scheduling simulation platform module of heuritic approach with solve module based on the sequence of lax MIXED INTEGER linear mathematical model.These two submodules to be circulated enforcement by rolling time horizon strategy under variable time window.
The dispatching method of the dispatching device of the batch processor of above-mentioned used for products race sequence, comprises step as follows:
Step 1, Real-Time Scheduling emulation platform completes the scheduling of a free time available batch processor, initialization time window;
Step 2, Real-Time Scheduling emulation platform real time record the information such as piece count of different product race in phase buffer before preserving batch processor, real time record also preserves batch processor status information;
Step 3, produces Real-Time Scheduling emulation platform data and exports trigger event: have one to be in the idle upstate of batch processor, arranging this batch processor is waiting status;
Step 4, judges: if available product family's quantity only has 1 type, and that sorts to product family without running face solves module based on the sequence of lax MIXED INTEGER linear mathematical model, jumps to step 8; If available product family's quantity is more than 1 type, down perform;
Step 5, upgrade with based on the quantity information about different product race in impact damper in the database that links of MIXED INTEGER linear mathematical model relaxed;
Step 6, runs based on lax MIXED INTEGER linear mathematical model module, exports the product family's one dimension sequence array optimized under the objective function of regulation;
Step 7, produces the trigger event that the scheduling of Real-Time Scheduling emulation platform is in waiting status batch processor: the highest product family's information feed back of priority level is to Real-Time Scheduling emulation platform;
Step 8, performs toward being in the scheduling events of waiting status batch processor, and preserves according to the workpiece information of the corresponding product race in the phase buffer before the relevant information bulk updating machine of the product family be scheduled;
Step 9, stops current time window;
Step 10, program determination judges: if do not complete whole operation plan, according to rolling time horizon strategy, jump to step 1, otherwise down perform;
Step 11, the scheduling of the dispatching device of the batch processor of used for products race sequence stops.
About in the dispatching device of the batch processor of used for products race sequence based on lax MIXED INTEGER linear mathematical model module, stall for time as under target in minimum total weighting, set up as follows based on lax mixed linear integer mathematical model:
Target
Σ T = Σ f = 1 F u f × m a x [ ( C f - d f ) , 0 ]
Constraint condition
U f=w f× b f× x f; Get arbitrarily f ∈ 1,2 ..., F}
get arbitrarily f ∈ 1,2 ..., F}
get arbitrarily f ∈ 1,2 ..., F}
get arbitrarily f ∈ 1,2 ..., F}
get arbitrarily f ∈ 1,2 ..., F}
Positionarray (f) ∈ 1,2 ..., F}; Get arbitrarily f ∈ 1,2 ..., F}
If f ≠ l is so Positionarray (f) ≠ Positionarray (l); Get arbitrarily f and l ∈ 1,2 ..., F}
P F ‾ = ( Σ f = 1 F x f × P f ) / ( Σ f = 1 F x f )
C f = t + ( P o s i t i o n a r r a y ( f ) - 1 ) × P F ‾ + P f + RP f ; Get arbitrarily f ∈ 1,2 ..., F}
Here t represents the current scheduling moment; F represents in different product race quantity in batch processor of can reentrying; F represents f product family in reentry batch processor Chu Suoyou different product race; u frepresent the comprehensive effect coefficient of f product family; w frepresent the weights influence coefficient of f product family; b frepresent the granted full influence coefficient of f product family; x frepresent 0, the 1 variable influence coefficient that whether there is f product family at t impact damper; B maxrepresent the once maximum working ability of batch processor; B minrepresent a minimum process scale of batch processor; expression rounds up; represent and round downwards; C frepresent the deadline of f product family; n frepresent f product family's quantity in t impact damper; d frepresent f product family delivery date; RP frepresent the residue process time of f product family after batch processing; P frepresent the process time of f product family in batch processor; S frepresent the technique total step number of f product family; r frepresent the technique number of f product family in reentry batch processor; P qfrepresent f product family the process time needed for q technique; represent the average activity time at output aggregate race number F to be scheduled such as reentry batch processors place; Product family's majorizing sequence position is one-dimension array, can be expressed as: Positionarray (1), Positionarray (2) ..., Positionarray (f) ..., Positionarray (F).
The invention has the beneficial effects as follows, the batch processor dispatching device adopting a kind of used for products race for Re-entrant lines to sort and dispatching method, implemented under different trigger events by 3 levels, directly be optimized sequence towards the different product race in the phase buffer before batch processor, workpiece in product family the highest for priority level is implemented scheduling according to the working ability of free time available batch processor, do not need batching and batch sequence of implementing workpiece routine in different product race, ensureing the time complexity greatly reducing algorithm in the degree of precision situation of separating, realization can be reentried the real-time optimal scheduling of lower batch processor, meet semicon industry JIT (JIT) Production requirement, its concept is simple, it is convenient to realize.
Accompanying drawing explanation
Fig. 1 is that the present invention reentries batch processor dummy model figure;
In figure, 1. input, 2. equipment group MG 1, 3. equipment group MG 4, 4. impact damper one, 5. hyperpycnal inflow, 6. product family one, 7. equipment group MG 2, 8. product family j, 9. impact damper two, 10. equipment group MG 3, 11. export
Fig. 2 is the algorithm flow chart of used for products race of the present invention sequence;
Fig. 3 is that example of the present invention implements dummy model figure;
Fig. 4 is the operation result figure of example implementation model of the present invention.
Embodiment
Below in conjunction with drawings and Examples, patent of the present invention is further described:
The batch processor dispatching device of used for products race provided by the present invention sequence and method, the multi-product race that research object is multimachine parallel batch processing equipment group and is scheduled, requiring that the product of batch processing equipment is reentried is license, and product dynamically arrives.
With reference to figure 1, be the batch processing typical virtual model with reentry characteristic, mainly comprise four equipment group: MG 1equipment group 2, MG 2equipment group 7, MG 3equipment group 10 and MG 4equipment group 3, wherein MG 1equipment group 2 and MG 4equipment group 3 forms a processing of reentrying, and is not our research object, MG 1equipment group 2 is MG 2equipment group 7 upstream equipment group; MG 2equipment group 7 is studied batch processors, and it is that multimachine is parallel, e.g., and MG 2 1equipment group, MG 2 2equipment group ..., MG 2 mequipment group (in figure in dotted line frame, not marking), processing of reentrying allows, as hyperpycnal inflow 5; MG 3equipment group 10 is MG 2equipment group 7 upstream device group.Product stream is to being first input 1 to MG 1equipment group 2, finally from MG 3equipment group 10 exports 11.MG 1equipment group 2 and MG 2impact damper one 4, MG is had between equipment group 7 2equipment group 2 and MG 3impact damper 29 is had between equipment group 10.Workpiece in impact damper 1 is from MG 1equipment group 2 and hyperpycnal inflow 5, the workpiece in impact damper 1 flows to MG 2equipment group 7.Workpiece in impact damper 29 is from MG 2equipment group 7, the workpiece in impact damper 29 flows to MG 3equipment group 10.MG 1the part workpiece of equipment group 2 flows to MG 4equipment group 3, MG 4equipment group 3 completion of processing, then return MG 1equipment group 2, also forms reentry characteristic (note: be not us research object).Require in addition: MG 2each MG in equipment group 7 2 1equipment group, MG 2 2equipment group ..., MG 2 mequipment group can only process a kind of product family, as product family 1 ... product family j8; When certain product family batch processed, this batch does not allow stopping or increase workpiece, namely seizes and does not allow; MG 2equipment group 7 there will not be hunger.
With reference to figure 2, it is the algorithm flow chart of used for products race sequence, comprise two submodules: based on the Real-Time Scheduling simulation platform module of heuritic approach with solve module based on the sequence of lax MIXED INTEGER linear mathematical model, these two submodules to be circulated enforcement by rolling time horizon strategy under variable time window, do not implemented at 3 levels by same trigger event in each variable time window: first level, producing output trigger event " has one to be in the idle upstate of batch processor ", Real-Time Scheduling emulation platform is linked to based on the database information about product family in impact damper in lax MIXED INTEGER linear mathematical model according to information updatings such as the piece count of the different product race in the phase buffer before batch processor, second level, runs based on lax MIXED INTEGER linear mathematical model module, exports the product family's one dimension ordinal matrix optimized, 3rd level, produce the trigger event that the scheduling of Real-Time Scheduling emulation platform is in waiting status batch processor: the highest product family's information feed back of priority level is to Real-Time Scheduling emulation platform, perform the scheduling events toward being in waiting status batch processor, and preserve according to the workpiece information of the corresponding product race in the phase buffer before the relevant information bulk updating machine of the product family be scheduled, the flow process of the dispatching method of the dispatching device of the batch processor of used for products race sequence is as follows:
Step 1, Real-Time Scheduling emulation platform completes the scheduling of a free time available batch processor, initialization time window;
Step 2, Real-Time Scheduling emulation platform real time record the information such as piece count of different product race in phase buffer before preserving batch processor, real time record also preserves batch processor status information;
Step 3, produces Real-Time Scheduling emulation platform data and exports trigger event: have one to be in the idle upstate of batch processor, arranging this batch processor is waiting status;
Step 4, judges: if available product family's quantity only has 1 type, and that sorts to product family without running face solves module based on the sequence of lax MIXED INTEGER linear mathematical model, jumps to step 8; If available product family's quantity is more than 1 type, down perform;
Step 5, upgrade with based on the quantity information about different product race in impact damper in the database that links of MIXED INTEGER linear mathematical model relaxed;
Step 6, runs based on lax MIXED INTEGER linear mathematical model module, exports the product family's one dimension sequence array optimized under the objective function of regulation;
Step 7, produces the trigger event that the scheduling of Real-Time Scheduling emulation platform is in waiting status batch processor: the highest product family's information feed back of priority level is to Real-Time Scheduling emulation platform;
Step 8, performs toward being in the scheduling events of waiting status batch processor, and preserves according to the workpiece information of the corresponding product race in the phase buffer before the relevant information bulk updating machine of the product family be scheduled;
Step 9, stops current time window;
Step 10, program determination judges: if do not complete whole operation plan, according to rolling time horizon strategy, jump to step 1, otherwise down perform;
Step 11, the scheduling of the dispatching device of the batch processor of used for products race sequence stops.
In the dispatching device of the batch processor of a kind of used for products race sequence of indication of the present invention based on lax MIXED INTEGER linear mathematical model module, be stall for time as under target in minimum total weighting, set up as follows based on lax mixed linear integer mathematical model:
Target
Σ T = Σ f = 1 F u f × m a x [ ( C f - d f ) , 0 ]
Constraint condition
U f=w f× b f× x f; Get arbitrarily f ∈ 1,2 ..., F}
get arbitrarily f ∈ 1,2 ..., F}
get arbitrarily f ∈ 1,2 ..., F}
get arbitrarily f ∈ 1,2 ..., F}
get arbitrarily f ∈ 1,2 ..., F}
Positionarray (f) ∈ 1,2 ..., F}; Get arbitrarily f ∈ 1,2 ..., F}
If f ≠ l is so Positionarray (f) ≠ Positionarray (l); Get arbitrarily fandl ∈ 1,2 ..., F}
P F ‾ = ( Σ f = 1 F x f × P f ) / ( Σ f = 1 F x f )
C f = t + ( P o s i t i o n a r r a y ( f ) - 1 ) × P F ‾ + P f + RP f ; Get arbitrarily f ∈ 1,2 ..., F}
Here t represents the current scheduling moment; F represents in different product race quantity in batch processor of can reentrying; F represents f product family in reentry batch processor Chu Suoyou different product race; u frepresent the comprehensive effect coefficient of f product family; w frepresent the weights influence coefficient of f product family; b frepresent the granted full influence coefficient of f product family; x frepresent 0, the 1 variable influence coefficient that whether there is f product family at t impact damper; B maxrepresent the once maximum working ability of batch processor; B minrepresent a minimum process scale of batch processor; expression rounds up; represent and round downwards; C frepresent the deadline of f product family; n frepresent f product family's quantity in t impact damper; d frepresent f product family delivery date; RP frepresent the residue process time of f product family after batch processing; P frepresent the process time of f product family in batch processor; S frepresent the technique total step number of f product family; r frepresent the technique number of f product family in reentry batch processor; P qfrepresent f product family the process time needed for q technique; represent the average activity time at output aggregate race number F to be scheduled such as reentry batch processors place; Product family's majorizing sequence position is one-dimension array, can be expressed as: Positionarray (1), Positionarray (2) ..., Positionarray (f) ..., Positionarray (F).
Main implementation step based on lax MIXED INTEGER linear mathematical model module is as follows:
Step 1, sets up the connection of outside programming language .NET and ILOGCPLEX commercial software, introduces ILOG.CPLEX.dll and ILOG.Concert.dll two spaces at outside programming language;
Step 2, stalls for time as under target in minimum total weighting, sets up above-mentioned based on lax MIXED INTEGER linear mathematical model;
Step 3, reads the information data about product family in impact damper from the database be linked to based on lax MIXED INTEGER linear mathematical model, the database information that under the rolling time horizon method namely under acquisition variable time window, Real-Time Scheduling emulation platform provides;
Step 4, is solved by .NET and ILOGCPLEX commercial software associating engine, obtains the optimum product family scheduling one-dimension array of the batch processor of used for products race sequence, run knot and feed back to Real-Time Scheduling emulation platform.
Provide a kind of virtual reentried batch processor example model with reference to accompanying drawing 3, there are 8 kinds of dissimilar equipment group regions: PAN, AAN, SAN, ASI, MRH, DIK, GON and LPC, wherein DIK equipment group region is research object, and view is below the stretch-out view of view above.Fig. 4 be based on used for products race sequence batch processor dispatching device and method, at the concrete total run time having 8 to wait to dispatch product family (altogether about 128 workpiece) under ILOGCPLEX solves based on lax MIXED INTEGER linear model 0.06 second of certain time window under rolling time horizon strategy, desired value 249 unit of accounts and optimal scheduling sequencing information one-dimension array (5, 7, 8, 1, 2, 6, 3, 4), what priority was the highest is the 4th product family, Real-Time Scheduling emulation platform is by the ability of the workpiece of the 4th product family by idle available batch processing and the workpiece actual quantity scheduling workpiece to be processed of the 4th product family.

Claims (3)

1. the dispatching device of the batch processor of used for products race sequence and method, comprise two submodules: based on the Real-Time Scheduling simulation platform module of heuritic approach with solve module based on the sequence of lax MIXED INTEGER linear mathematical model, it is characterized in that, the described Real-Time Scheduling simulation platform module based on heuritic approach collects the status information of different product race information and batch processor in the impact damper before batch processor, and in the product family that dispatching priority is the highest, workpiece is in the batch processor of available free; Solve module based on the sequence of lax MIXED INTEGER linear mathematical model to be undertaken sorting by product family by define objective function to different product race in the impact damper before batch processor; To be circulated under variable time window enforcement by rolling time horizon strategy, implemented at 3 levels by different trigger events in each variable time window: first level, producing output trigger event " has one to be in the idle upstate of batch processor ", and Real-Time Scheduling emulation platform is linked to based on the database information about product family in impact damper in lax MIXED INTEGER linear mathematical model according to the piece count information updating of the different product race in the phase buffer before batch processor; Second level, runs based on lax MIXED INTEGER linear mathematical model module, exports the product family's one dimension ordinal matrix optimized; 3rd level, produce the trigger event that the scheduling of Real-Time Scheduling emulation platform is in waiting status batch processor: the highest product family's information feed back of priority level is to Real-Time Scheduling emulation platform, perform the scheduling events toward being in waiting status batch processor, and preserve according to the workpiece information of the corresponding product race in the phase buffer before the relevant information bulk updating machine of the product family be scheduled, comprise step as follows:
Step 1, Real-Time Scheduling emulation platform completes the scheduling of a free time available batch processor, initialization time window;
Step 2, Real-Time Scheduling emulation platform real time record the piece count information of different product race in phase buffer before preserving batch processor, real time record also preserves batch processor status information;
Step 3, produces Real-Time Scheduling emulation platform data and exports trigger event: have one to be in the idle upstate of batch processor, arranging this batch processor is waiting status;
Step 4, judges: if available product family's quantity only has 1 type, and that sorts to product family without running face solves module based on the sequence of lax MIXED INTEGER linear mathematical model, jumps to step 8; If available product family's quantity is more than 1 type, down perform;
Step 5, upgrade with based on the quantity information about different product race in impact damper in the database that links of MIXED INTEGER linear mathematical model relaxed;
Step 6, runs based on lax MIXED INTEGER linear mathematical model module, exports the product family's one dimension sequence array optimized under the objective function of regulation;
Step 7, produces the trigger event that the scheduling of Real-Time Scheduling emulation platform is in waiting status batch processor: the highest product family's information feed back of priority level is to Real-Time Scheduling emulation platform;
Step 8, performs toward being in the scheduling events of waiting status batch processor, and preserves according to the workpiece information of the corresponding product race in the phase buffer before the relevant information bulk updating machine of the product family be scheduled;
Step 9, stops current time window;
Step 10, program determination judges: if do not complete whole operation plan, according to rolling time horizon strategy, jump to step 1, otherwise down perform;
Step 11, the scheduling of the dispatching device of the batch processor of used for products race sequence stops.
2. the dispatching device of the batch processor of used for products race according to claim 1 sequence and method, it is characterized in that, module is solved based on the sequence of lax MIXED INTEGER linear mathematical model, stall for time as under target in minimum total weighting, set up based on lax MIXED INTEGER linear mathematical model:
Target
Σ T = Σ f = 1 F u f × m a x [ ( C f - d f ) , 0 ]
Constraint condition
U f=w f× b f× x f; Get arbitrarily f ∈ 1,2 ..., F}
get arbitrarily f ∈ 1,2 ..., F}
get arbitrarily f ∈ 1,2 ..., F}
get arbitrarily f ∈ 1,2 ..., F}
get arbitrarily f ∈ 1,2 ..., F}
Positionarray (f) ∈ 1,2 ..., F}; Get arbitrarily f ∈ 1,2 ..., F}
If f ≠ l is so Positionarray (f) ≠ Positionarray (l); Get arbitrarily f and l ∈ 1,2 ..., F}
P F ‾ = ( Σ f = 1 F x f × P f ) / ( Σ f = 1 F x f )
C f = t + ( P o s i t i o n a r r a y ( f ) - 1 ) × P F ‾ + P f + RP f ; Get arbitrarily f ∈ 1,2 ..., F}
Here t represents the current scheduling moment; F represents in different product race quantity in batch processor of can reentrying; F represents f product family in reentry batch processor Chu Suoyou different product race; u frepresent the comprehensive effect coefficient of f product family; w frepresent the weights influence coefficient of f product family; b frepresent the granted full influence coefficient of f product family; x frepresent 0, the 1 variable influence coefficient that whether there is f product family at t impact damper; B maxrepresent the once maximum working ability of batch processor; B minrepresent a minimum process scale of batch processor; expression rounds up; represent and round downwards; C frepresent the deadline of f product family; n frepresent f product family's quantity in t impact damper; d frepresent f product family delivery date; RP frepresent the residue process time of f product family after batch processing; P frepresent the process time of f product family in batch processor; S frepresent the technique total step number of f product family; r frepresent the technique number of f product family in reentry batch processor; P qfrepresent f product family the process time needed for q technique; P frepresent the average activity time at output aggregate race number F to be scheduled such as reentry batch processors place; Product family's majorizing sequence position is one-dimension array, can be expressed as: Positionarray (1), Positionarray (2) ..., Positionarray (f) ..., Positionarray (F).
3. the dispatching device of the batch processor of used for products race according to claim 1 sequence and method, it is characterized in that, solve module based on the sequence of lax MIXED INTEGER linear mathematical model, implementation step is as follows:
Step 1, sets up the connection of outside programming language .NET and ILOGCPLEX commercial software, introduces ILOG.CPLEX.dll and ILOG.Concert.dll two spaces at outside programming language;
Step 2, stalls for time as under target in minimum total weighting, sets up above-mentioned based on lax MIXED INTEGER linear mathematical model;
Step 3, reads the information data about product family in impact damper from the database be linked to based on lax MIXED INTEGER linear mathematical model, the database information that under the rolling time horizon method namely under acquisition variable time window, Real-Time Scheduling emulation platform provides;
Step 4, is solved by .NET and ILOGCPLEX commercial software associating engine, obtains the optimum product family scheduling one-dimension array of the batch processor of used for products race sequence, run knot and feed back to Real-Time Scheduling emulation platform.
CN201310022583.3A 2013-01-22 2013-01-22 The dispatching device of the batch processor of used for products race sequence and method Expired - Fee Related CN103116809B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201310022583.3A CN103116809B (en) 2013-01-22 2013-01-22 The dispatching device of the batch processor of used for products race sequence and method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201310022583.3A CN103116809B (en) 2013-01-22 2013-01-22 The dispatching device of the batch processor of used for products race sequence and method

Publications (2)

Publication Number Publication Date
CN103116809A CN103116809A (en) 2013-05-22
CN103116809B true CN103116809B (en) 2016-03-02

Family

ID=48415178

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201310022583.3A Expired - Fee Related CN103116809B (en) 2013-01-22 2013-01-22 The dispatching device of the batch processor of used for products race sequence and method

Country Status (1)

Country Link
CN (1) CN103116809B (en)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN105005842B (en) * 2015-05-18 2020-03-10 鲁东大学 Parallel equipment scheduling strategy for just-in-time production
CN107065705A (en) * 2017-06-09 2017-08-18 郑州云海信息技术有限公司 A kind of filling sequence control system of system and control method
CN112101820B (en) * 2020-10-28 2021-05-04 埃克斯工业(广东)有限公司 Two-stage flow processing scheduling method
CN112859782B (en) * 2021-01-12 2022-02-08 福建省莆田市双驰科技有限公司 Dynamic dispatching method for flying loom group based on industrial internet

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5706200A (en) * 1996-08-15 1998-01-06 The Board Of Trustees Of The University Of Il. Scheduling system and scheduling method for reentrant line processes
US6922593B2 (en) * 2001-08-06 2005-07-26 Gideon Weiss Control of items in a complex system by using fluid models and solving continuous linear programs
CN101556474B (en) * 2008-04-08 2012-07-18 西门子(中国)有限公司 Method and system for realizing real-time scheduling of job shop
CN103105837B (en) * 2012-12-21 2015-04-01 上海交通大学 Method used for implementing two-stage mixing optimized batch processing scheduling and based on variable time window

Also Published As

Publication number Publication date
CN103116809A (en) 2013-05-22

Similar Documents

Publication Publication Date Title
CN103136631B (en) Batch dispatching method of minimum total complete time is realized based on product family's sequence
CN105893263B (en) A kind of test assignment dispatching method
CN103116809B (en) The dispatching device of the batch processor of used for products race sequence and method
CN103745273B (en) Semiconductor fabrication process multi-performance prediction method
CN103473134B (en) A kind of dependence task dispatching method of heterogeneous multi-nucleus processor
CN103034215B (en) Based on reentried multimachine batch processing dispatching device and the method for closed-loop
CN108762921B (en) A kind of method for scheduling task and device of the on-line optimization subregion of Spark group system
CN112035251B (en) Deep learning training system and method based on reinforcement learning operation layout
CN105843189B (en) A kind of efficient scheduling rule selection method for semiconductor production line based on simplified simulation model
CN103885826B (en) Real-time task scheduling implementation method of multi-core embedded system
CN106991006B (en) Support the cloud workflow task clustering method relied on and the time balances
CN106339351A (en) SGD (Stochastic Gradient Descent) algorithm optimization system and method
CN106844483A (en) A kind of daily record data method for stream processing
CN104460590B (en) Semiconductor production line multi-product workpiece combining method
CN101957760A (en) Method for measuring process execution time
CN107145216A (en) A kind of dispatching method
Reginato et al. Mixed assembly line balancing method in scenarios with different mix of products
CN102393687B (en) Method for limiting distribution and scheduling for solving machine changing problem
CN107678411B (en) A kind of modeling method of uncorrelated parallel machine hybrid flow shop scheduling
CN113031542A (en) Semiconductor production line dynamic scheduling method based on load balancing
CN103105837B (en) Method used for implementing two-stage mixing optimized batch processing scheduling and based on variable time window
Niedermayer et al. A simulation-based analysis of the cycle time of cluster tools in semiconductor manufacturing
CN108958919A (en) More DAG task schedule expense fairness assessment models of limited constraint in a kind of cloud computing
Quadt et al. Production planning in semiconductor assembly
CN106909992A (en) The packing production method and device of a kind of multi-varieties and small-batch mixed-model assembly line

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C53 Correction of patent for invention or patent application
CI02 Correction of invention patent application

Correction item: Claims|Description

Correct: Correct

False: Error

Number: 21

Page: Description

Volume: 29

C14 Grant of patent or utility model
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20160302

Termination date: 20190122

CF01 Termination of patent right due to non-payment of annual fee