CN103064813B - The method of bus transfer and system - Google Patents
The method of bus transfer and system Download PDFInfo
- Publication number
- CN103064813B CN103064813B CN201210586648.2A CN201210586648A CN103064813B CN 103064813 B CN103064813 B CN 103064813B CN 201210586648 A CN201210586648 A CN 201210586648A CN 103064813 B CN103064813 B CN 103064813B
- Authority
- CN
- China
- Prior art keywords
- fpdp
- bus
- receiving terminal
- upper limit
- bus voltage
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Landscapes
- Small-Scale Networks (AREA)
Abstract
The invention discloses a kind of method of bus transfer and system, one bus two ends are connected to a FPDP and a receiving terminal, this FPDP and one processes device and is connected, this process device sends an information by this FPDP, this process device judges that this information is data or an instruction, if data, then the difference between the upper limit of bus voltage and lower limit less than 0.3V in the way of by these data from the transmission of this FPDP to this receiving terminal, if instruction, then the difference between the upper limit of bus voltage and lower limit more than 1.1V in the way of by this instruction from the transmission of this FPDP to this receiving terminal.This system includes a FPDP, a bus, a receiving terminal and a process device.The present invention reduces bus and be subject to the probability of Electro-static Driven Comb interference so that information can effectively be transferred to receiving terminal.
Description
Technical field
The present invention relates to a kind of transmission method, particularly to method and the system of a kind of bus transfer.
Background technology
Along with the development of intelligent machine, the use of liquid crystal display display module (LCM) is promoting gradually.Mobile Industry Processor Interface (MIPI) bus is fast with speed, take the advantages such as stitch (PIN) resource is few, is widely used.
Low-voltage bus gets more and more for the application of high-speed transfer image, by using relatively low voltage so that transmission speed can reach significantly high value.But when using the transmission route of low-voltage, owing to voltage is very low, therefore the as easy as rolling off a log interference being subject to other electromagnetic signals of the signal of telecommunication of low-voltage, especially the interference of electrostatic, when being subject to static interference, the signal of transmission may distortion or even loss, this is to the effectiveness of data communication and ageing has a great impact.
Summary of the invention
The technical problem to be solved in the present invention is to be easily subject to Electro-static Driven Comb interference because bus voltage is low, causes that data cannot effectively be transferred to receiving terminal, it is provided that a kind of method of bus transfer that can reduce Electro-static Driven Comb interference and system.
The present invention solves above-mentioned technical problem by following technical proposals:
A kind of method that the invention provides bus transfer, bus two ends are connected to a FPDP and a receiving terminal, and this FPDP and processes device and is connected, and the method includes:
S1: this process device sends an information by this FPDP；
S2: judge that this information is data or an instruction, if data, then perform step S3, if instruction, then perform step S4；
S3: the difference between the upper limit of bus voltage and lower limit less than 0.3V in the way of these data are transmitted to this receiving terminal from this FPDP, and return step S1；
S4: the difference between the upper limit of bus voltage and lower limit more than 1.1V in the way of this instruction is transmitted to this receiving terminal from this FPDP, and return step S1。
Data and instruction are very different, and are data or instruction can select suitable transmission means by what judge to send so that information transmission is more efficient.In prior art, after these data are from the transmission of this FPDP to this receiving terminal, it will continue to keep step S3In transmission means, in this transmission means, because bus voltage is relatively low, the instruction of subsequent transmission is easily subject to the interference of Electro-static Driven Comb, therefore the present invention send instruction time transmission means can be switched over, namely transmission instruction time with step S4In transmission means carry out, reduced the interference of the Electro-static Driven Comb that instruction is subject in transmitting procedure by the bigger bus voltage of difference between bound.
It is preferred that step S3For:
S31: the difference between the upper limit of this bus voltage and lower limit is adjusted to less than 0.3V；
S32: the pattern of information is received when being adjusted to by this receiving terminal for the difference between the upper limit and lower limit of bus voltage less than 0.3V from this FPDP；
S33: these data are transmitted to this receiving terminal from this FPDP, and returns step S1；
Step S4For:
S41: the pattern of information is received when being adjusted to by this receiving terminal for the difference between the upper limit and lower limit of bus voltage more than 1.1V from this FPDP；
S42: the difference between the upper limit of this bus voltage and lower limit is adjusted to more than 1.1V；
S43: this instruction is transmitted to this receiving terminal from this FPDP, and returns step S1。
Step S31And step S32Middle first the difference between the upper limit of bus voltage and lower limit is adjusted to less than 0.3V, then just carries out mode adjustment, be so obtained in that good transmission speed.
Step S41And step S42Middle advanced row mode adjustment, is then adjusted to more than 1.1V by the difference between the upper limit of bus voltage and lower limit, it is possible to make lower power consumption again.
It is preferred that step S3In bus voltage the upper limit and lower limit between difference be less than or equal to 0.2V, step S4In bus voltage the upper limit and lower limit between difference be more than or equal to 1.2V.
It is preferred that in step S3In this receiving terminal be the upper limit of HS pattern and this bus voltage be 0.3V, the lower limit of this bus voltage is 0.1V, in step S4In this receiving terminal be the upper limit of LP pattern and this bus voltage be 1.2V, the lower limit of this bus voltage is 0V, and when not transmitting information from this FPDP to this receiving terminal, this bus voltage is 1.2V.
It is preferred that this bus is MIPI bus, this FPDP is MIPI interface.
The bus and the FPDP that select other are equally applicable to the present invention.
Present invention also offers the system of a kind of bus transfer, it is characterized in that, the system of this bus transfer includes a FPDP, a bus, a receiving terminal and a process device, and this FPDP is connected with this receiving terminal by this bus, and this FPDP is also connected with this process device；
This process device is for sending an information by this FPDP, and judge that this information is data or an instruction, if data, then the difference between the upper limit of bus voltage and lower limit less than 0.3V in the way of by these data from the transmission of this FPDP to this receiving terminal；If instruction, then the difference between the upper limit of bus voltage and lower limit more than 1.1V in the way of by this instruction from the transmission of this FPDP to this receiving terminal.
Preferably, this process device is data or an instruction for judging this information sent, if this information is data, then the difference between the upper limit of this bus voltage and lower limit is adjusted to less than 0.3V, receive the pattern of information from this FPDP when being adjusted to by this receiving terminal for the difference between the upper limit and lower limit of bus voltage less than 0.3V, and by these data from the output of this FPDP to this receiving terminal；If this information is instruction, receive the pattern of information from this FPDP when being then adjusted to by this receiving terminal for the difference between the upper limit and lower limit of bus voltage more than 1.1V, difference between the upper limit of this bus voltage and lower limit is adjusted to more than 1.1V, and by this instruction from the transmission of this FPDP to this receiving terminal.
It is preferred that this FPDP sends the difference between the upper limit and the lower limit of this bus voltage during these data for less than or equal to 0.2V, it is more than or equal to 1.2V that this FPDP sends the difference between the upper limit and the lower limit of this bus voltage during this instruction.
It is preferred that when this FPDP sends these data, this receiving terminal is HS pattern, and under this HS pattern, the upper limit of this bus voltage is 0.3V, and the lower limit of this bus voltage is 0.1V；When this FPDP sends this instruction, this receiving terminal is LP pattern, and under this LP pattern, the upper limit of this bus voltage is 1.2V, and the lower limit of this bus voltage is 0V, and when not transmitting information from this FPDP to this receiving terminal, this bus voltage is 1.2V.
It is preferred that this bus is MIPI bus, this FPDP is MIPI interface；And/or this receiving terminal is LCM.
This span of " less than 0.3V " and " less than or equal to 0.2V " substantially has a lower limit, data can be transmitted to the demand of this receiving terminal from this FPDP meeting, those skilled in the art know that and how reasonably to determine this lower limit, for instance this difference obviously can not take negative.
The span of " more than 1.1V " and " more than or equal to 1.2V " substantially has a upper limit, instruction can be transmitted to the demand of this receiving terminal from this FPDP meeting, those skilled in the art know that and how reasonably to determine this upper limit, considering for power consumption, circuit rated voltage and supply voltage etc., this span obviously has a rational upper limit.
Meeting on the basis of this area general knowledge, above-mentioned each optimum condition, can combination in any, obtain the preferred embodiments of the invention.
The actively progressive effect of the present invention is in that: decreases bus and is subject to the probability of Electro-static Driven Comb interference so that information can effectively be transferred to receiving terminal.
Accompanying drawing explanation
Fig. 1 is the flow chart of the method for the bus transfer in embodiments of the invention 1.
Fig. 2 is the structured flowchart of the system of the bus transfer in embodiments of the invention 1.
Detailed description of the invention
Mode by the examples below further illustrates the present invention, but does not therefore limit the present invention among described scope of embodiments.
Embodiment 1
As in figure 2 it is shown, there is a bus 3, these bus 3 two ends are connected to FPDP 2 and a receiving terminal 4, and this FPDP 2 processes device 1 with one and is connected.In the present embodiment, this bus is a MIPI bus, this FPDP is a MIPI interface, this receiving terminal is a LCM, this process device is a central processing unit, and this central processing unit sends information by this MIPI interface, and this MIPI interface is connected to this MIPI bus, the other end of this MIPI bus connects this LCM, and this central processing unit transmits information to this LCM by this MIPI interface and this MIPI bus.As it is shown in figure 1, the method for this bus transfer includes in the present embodiment:
Step 101: this central processing unit sends information by this MIPI interface；
Step 102: this central processing unit is before sending the information, it is necessary to the type of this information is judged, if this information is data, then performs step 1031, if this information is instruction, then performs step 1041；
Step 1031: the upper limit of the voltage of this MIPI bus is adjusted to 0.3V by this central processing unit, the lower limit of the voltage of this MIPI bus is adjusted to 0.1V；
Namely the difference between the upper limit and the lower limit of the voltage of this MIPI bus is 0.2V.
Step 1032: this LCM is adjusted to HS pattern by this central processing unit；
Step 1033: these data are transmitted to this LCM from this MIPI interface, and returns step 101.
Step 1041: this LCM is adjusted to LP pattern by this central processing unit；
Step 1042: the upper limit of the voltage of this MIPI bus is adjusted to 1.2V by this central processing unit, the lower limit of this MIPI bus voltage is adjusted to 0V；
Namely the difference between the upper limit and the lower limit of the voltage of this MIPI bus is 1.2V.
Step 1043: this instruction is transmitted to this LCM from this MIPI interface, and returns step 101.
In the present embodiment, when the information needing transmission is data, the upper limit of bus voltage and lower limit be respectively preferably 0.3V and 0.1V be because compared to other value can obtain transmission speed and capacity of resisting disturbance in combination with preferably transmission.
In the present embodiment, when the information needing transmission is instruction, the upper and lower bound of the voltage of this MIPI bus is respectively preferably 1.2V and 0V and is because the integration capability of anti-interference and low-power consumption now preferably.
Although in the present embodiment, for the purpose realizing preferably anti-static electrictity release interference, the setting procedure of mode of operation and bus voltage is according to such order, but those skilled in the art it is understood that, such setting order should not be considered as limitation of the present invention, adopts other setting order can realize equally reducing Electro-static Driven Comb interference.
By using static gun that mobile terminal is shot at, owing to the liquid crystal display screen of mobile terminal is connected with this LCM, and under the shooting of static gun, owing to liquid crystal display screen area is bigger, the Electro-static Driven Comb impact being subject to is also corresponding bigger, this LCM and this MIPI bus being connected with this LCM can be impacted by the Electro-static Driven Comb that liquid crystal display screen receives, when being provided without the present invention, when static gun is set to this mobile terminal is shot at by the state that atmospherical discharges is 8KV, this MIPI bus will be interfered and cause that instruction cannot correctly be transmitted.After adopting the present invention, static gun needs this MIPI bus just to be made to be interfered when being set to this mobile terminal is shot at by the state that atmospherical discharges is 12KV, it is seen that after adopting the present invention, antistatic effect is greatly improved.
Embodiment 2
The step of the method for the bus transfer in the present embodiment and principle are basic and embodiment 1 is identical, are different in that:
Step 1031: the upper limit of the voltage of this MIPI bus is adjusted to 0.4V by this central processing unit, the lower limit of this MIPI bus voltage is adjusted to 0.1V；
Namely the difference between the upper limit and the lower limit of this MIPI bus voltage is 0.3V.
Step 1042: the upper limit of the voltage of this MIPI bus is adjusted to 1.1V by this central processing unit, the lower limit of the voltage of this MIPI bus is adjusted to 0V.
Namely the difference between the upper limit and the lower limit of this MIPI bus voltage is 1.1V.
It will be appreciated by those skilled in the art that, the upper limit of the voltage in those embodiments and the value of lower limit are only preferable examples, and all the other meet the value of the upper limit and lower limit of voltage of difference between the upper limit of voltage and lower limit all within protection scope of the present invention.
Although the foregoing describing the specific embodiment of the present invention, it will be appreciated by those of skill in the art that these are merely illustrative of, protection scope of the present invention is defined by the appended claims.Those skilled in the art is under the premise without departing substantially from principles of the invention and essence, it is possible to these embodiments are made various changes or modifications, but these change and amendment each falls within protection scope of the present invention.
Claims (8)
1. a method for bus transfer, bus two ends are connected to a FPDP and a receiving terminal, and this FPDP and processes device and is connected, it is characterised in that the method includes:
S1: this process device sends an information by this FPDP；
S2: judge that this information is data or an instruction, if data, then perform step S3, if instruction, then perform step S4；
S3: the difference between the upper limit of bus voltage and lower limit less than 0.3V in the way of these data are transmitted to this receiving terminal from this FPDP, and return step S1；
S4: the difference between the upper limit of bus voltage and lower limit more than 1.1V in the way of this instruction is transmitted to this receiving terminal from this FPDP, and return step S1；
Step S3For:
S31: the difference between the upper limit of this bus voltage and lower limit is adjusted to less than 0.3V；
S32: the pattern of information is received when being adjusted to by this receiving terminal for the difference between the upper limit and lower limit of bus voltage less than 0.3V from this FPDP；
S33: these data are transmitted to this receiving terminal from this FPDP, and returns step S1；
Step S4For:
S41: the pattern of information is received when being adjusted to by this receiving terminal for the difference between the upper limit and lower limit of bus voltage more than 1.1V from this FPDP；
S42: the difference between the upper limit of this bus voltage and lower limit is adjusted to more than 1.1V；
S43: this instruction is transmitted to this receiving terminal from this FPDP, and returns step S1。
2. the method for bus transfer as claimed in claim 1, it is characterised in that step S3In bus voltage the upper limit and lower limit between difference be less than or equal to 0.2V, step S4In bus voltage the upper limit and lower limit between difference be more than or equal to 1.2V.
3. the method for bus transfer as claimed in claim 1, it is characterised in that in step S3In this receiving terminal be the upper limit of HS pattern and this bus voltage be 0.3V, the lower limit of this bus voltage is 0.1V, in step S4In this receiving terminal be the upper limit of LP pattern and this bus voltage be 1.2V, the lower limit of this bus voltage is 0V, and when not transmitting information from this FPDP to this receiving terminal, this bus voltage is 1.2V.
4. the method for bus transfer as claimed in claim 1, it is characterised in that this bus is MIPI bus, and this FPDP is MIPI interface.
5. the system of a bus transfer, it is characterised in that the system of this bus transfer includes a FPDP, a bus, a receiving terminal and a process device, and this FPDP is connected with this receiving terminal by this bus, and this FPDP is also connected with this process device；
This process device is for sending an information by this FPDP, and judge that this information is data or an instruction, if this information is data, then the difference between the upper limit of bus voltage and lower limit is adjusted to less than 0.3V, receive the pattern of information from this FPDP when being adjusted to by this receiving terminal for the difference between the upper limit and lower limit of bus voltage less than 0.3V, and by these data from the output of this FPDP to this receiving terminal；If this information is instruction, receive the pattern of information from this FPDP when being then adjusted to by this receiving terminal for the difference between the upper limit and lower limit of bus voltage more than 1.1V, difference between the upper limit of bus voltage and lower limit is adjusted to more than 1.1V, and by this instruction from the transmission of this FPDP to this receiving terminal.
6. the system of bus transfer as claimed in claim 5, it is characterized in that, this FPDP sends the difference between the upper limit and the lower limit of this bus voltage during these data for less than or equal to 0.2V, and it is more than or equal to 1.2V that this FPDP sends the difference between the upper limit and the lower limit of this bus voltage during this instruction.
7. the system of bus transfer as claimed in claim 5, it is characterised in that when this FPDP sends these data, this receiving terminal is HS pattern, and under this HS pattern, the upper limit of this bus voltage is 0.3V, and the lower limit of this bus voltage is 0.1V；When this FPDP sends this instruction, this receiving terminal is LP pattern, and under this LP pattern, the upper limit of this bus voltage is 1.2V, and the lower limit of this bus voltage is 0V, and when not transmitting information from this FPDP to this receiving terminal, this bus voltage is 1.2V.
8. the system of bus transfer as claimed in claim 5, it is characterised in that this bus is MIPI bus, and this FPDP is MIPI interface；And/or, this receiving terminal is LCM.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201210586648.2A CN103064813B (en) | 2012-12-28 | 2012-12-28 | The method of bus transfer and system |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201210586648.2A CN103064813B (en) | 2012-12-28 | 2012-12-28 | The method of bus transfer and system |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN103064813A CN103064813A (en) | 2013-04-24 |
| CN103064813B true CN103064813B (en) | 2016-07-06 |
Family
ID=48107444
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201210586648.2A Active CN103064813B (en) | 2012-12-28 | 2012-12-28 | The method of bus transfer and system |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN103064813B (en) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN104469233B (en) * | 2014-12-29 | 2018-08-07 | 龙迅半导体（合肥）股份有限公司 | A kind of mobile industry processor interface signaling conversion circuit and FPGA platform |
| CN106385716A (en) * | 2016-08-31 | 2017-02-08 | 宇龙计算机通信科技(深圳)有限公司 | Interface rate adjusting method and device of mobile industry processor |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101919148A (en) * | 2008-01-15 | 2010-12-15 | 美商豪威科技股份有限公司 | Hybrid on-chip regulator for limited output high voltage |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2012150152A (en) * | 2011-01-17 | 2012-08-09 | Renesas Electronics Corp | Data processing device and semiconductor device |
-
2012
- 2012-12-28 CN CN201210586648.2A patent/CN103064813B/en active Active
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101919148A (en) * | 2008-01-15 | 2010-12-15 | 美商豪威科技股份有限公司 | Hybrid on-chip regulator for limited output high voltage |
Non-Patent Citations (1)
| Title |
|---|
| 基于MIPI-DSI协议的LCD驱动接口设计;温浪明;《中国优秀硕士学位论文全文库（工程科技辑）》;20120115(第1期);第4页第5行-第5页第10行，第11页第5行-第15页第6行，图2-1，图3-1，图3-4 * |
Also Published As
| Publication number | Publication date |
|---|---|
| CN103064813A (en) | 2013-04-24 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US8112646B2 (en) | Buffering techniques for power management | |
| DE112013003248B4 (en) | Controlling a physical connection of a first protocol using an extended functional structure of a second protocol | |
| US8228796B2 (en) | Ethernet switching apparatus, and method for reducing power consumption of the same | |
| EP4037389A1 (en) | Capability parameter determination method, uplink scheduling method, terminal and network side device | |
| EP3796698A1 (en) | Measurement control method, terminal, and network side device | |
| US11848794B1 (en) | Data transmission using alert signals to carry data | |
| CN108897416A (en) | It is a kind of to control method, apparatus and computer readable storage medium electric under GPU | |
| CN103064813B (en) | The method of bus transfer and system | |
| CN101299165B (en) | Method and system for implementing generalized system stutter | |
| CN105807886A (en) | Chip arousing system, chip arousing method and mobile terminal | |
| CN110309092B (en) | Circuit device, electronic apparatus, and cable harness | |
| US11947481B2 (en) | Terminal and type C interface anti-corrosion method | |
| JP3742367B2 (en) | USB device and control method thereof | |
| US20230378767A1 (en) | Charging control method and apparatus, electronic device, and charger | |
| CN111586514A (en) | TWS earphone control method, TWS earphone and related equipment | |
| CN103577270A (en) | Use method for controlling split type mobile terminal and split type mobile terminal | |
| CN107888701B (en) | Unmanned aerial vehicle multi-serial port communication radio station | |
| CN217216573U (en) | Multi-mode group communication system | |
| CN102546841A (en) | Multimode serial port communication system and implementation method thereof | |
| CN103684935A (en) | Adaptive method and system for photoelectric network port of Ethernet | |
| CN214011978U (en) | Device for expanding USB port and electronic equipment | |
| US11714478B1 (en) | Asymmetric data transmission using energy-efficient ethernet | |
| US11782867B2 (en) | Method to improve communication speed in existing control system | |
| US10687191B1 (en) | Bluetooth gateway | |
| CN210405666U (en) | Docking station |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| C56 | Change in the name or address of the patentee | ||
| CP01 | Change in the name or title of a patent holder |
Address after: 201203 Shanghai city Pudong New Area Zhangjiang Keyuan Road No. 399 Building No. 1 Patentee after: HUAQIN TELECOM TECHNOLOGY Co.,Ltd. Address before: 201203 Shanghai city Pudong New Area Zhangjiang Keyuan Road No. 399 Building No. 1 Patentee before: SHANGHAI HUAQIN TELECOM TECHNOLOGY Co.,Ltd. |
|
| CP01 | Change in the name or title of a patent holder |
Address after: Building 1, No. 399 Keyuan Road, Zhangjiang hi tech park, Pudong New Area, Shanghai, 201203 Patentee after: Huaqin Technology Co.,Ltd. Address before: Building 1, No. 399 Keyuan Road, Zhangjiang hi tech park, Pudong New Area, Shanghai, 201203 Patentee before: Huaqin Technology Co.,Ltd. |
|
| CP01 | Change in the name or title of a patent holder | ||
| CP03 | Change of name, title or address |
Address after: Building 1, No. 399 Keyuan Road, Zhangjiang hi tech park, Pudong New Area, Shanghai, 201203 Patentee after: Huaqin Technology Co.,Ltd. Address before: 201203 Building 1, 399 Zhangyuan Road, Zhangjiang, Pudong New Area, Shanghai Patentee before: HUAQIN TELECOM TECHNOLOGY Co.,Ltd. |
|
| CP03 | Change of name, title or address |