CN103051486A - Master clock test method based on network communication distributed precise time synchronous protocol - Google Patents
Master clock test method based on network communication distributed precise time synchronous protocol Download PDFInfo
- Publication number
- CN103051486A CN103051486A CN2011103100972A CN201110310097A CN103051486A CN 103051486 A CN103051486 A CN 103051486A CN 2011103100972 A CN2011103100972 A CN 2011103100972A CN 201110310097 A CN201110310097 A CN 201110310097A CN 103051486 A CN103051486 A CN 103051486A
- Authority
- CN
- China
- Prior art keywords
- algorithm
- test
- dsc
- characteristic value
- heuristics
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Landscapes
- Synchronisation In Digital Transmission Systems (AREA)
Abstract
The invention relates to a master clock test method based on a network communication distributed precise time synchronous protocol. The method comprises a comparison algorithm for a data set, and an algorithm for calculating each related port state, wherein consistency sub tests for the DSC (Data Set Comparison) algorithm and and the SD (State Decision) algorithm comprise the following sub tests: DSC algorithm test based on Grandmaster Priority 1 characteristic value and the like, test on the II part of data set comparison algorithm DSC, test on a state decision algorithm of which the DUT (Device Under Test) clock level is less than 128, and test on a state decision algorithm of which the DUT (Device Under Test) clock level is more than or equal to 128. The invention provides a series of test methods for a BMC algorithm in an actual device. The test methods are used for identifying whether a BMC(Best Master Clock) algorithm accords with a 1588 protocol standard or not. Therefore, the compatibility and the interoperability between different equipment in a 1588 system are improved, and an unexpected behavior caused by lack of standardization of the BMC algorithm is avoided in a synchronizing process.
Description
Technical field
The invention belongs to network information technology field, relate to IEEE 1588 agreement best master clock method of testings, be the best master clock method of testing of the distributed accurate time synchronization protocol of a kind of communication Network Based.
Background technology
The IEEE1588 protocol definition the distributed accurate time synchronization protocol of communication Network Based (Precision Time Protocol, PTP), can measure and control system in the realization precision clock synchronous.Best master clock (BMC) algorithm is one of key technology in 1588 agreements, and the effect of BMC has two: the one, in the clock that all satisfy the requirements, choose the highest master clock, and remaining clock then is from clock; The 2nd, determine the state from each port of clock, i.e. active (M) state, passive (P) state and driven (P) state.
The IEEE1588 agreement has adopted network service, local computing and distributed objects (distributed objects) technology, be applicable to the communication system of message Network Based, realization is in heterogeneous system, comprise the synchronous of different accuracy, resolution and stable clock, consuming under few network and the local clock calculation resources supplIes, the synchronization accuracy of system scope can be in the submicrosecond level.
The PTP system is a distributed network synchronization system, is comprised of PTP equipment and non-PTP equipment.PTP equipment comprises ordinary clock, boundary clock, end-end transparent clock, level-level transparent clock and management node.Non-PTP equipment comprises other basic equipments such as bridge, router.The top of PTP system is the highest master clock (grandmaster clock, GMC), and this clock is the reference time of whole system, is passed through exchange PTP time message by synchronised clock (device) in the system, reaches with the highest master clock synchronous.
Summary of the invention
Task of the present invention provides the best master clock method of testing of the distributed accurate time synchronization protocol of a kind of communication Network Based, for BMC algorithm in the actual device, a series of method of testings are proposed, whether conform to 1588 protocol specifications for the identification of this BMC algorithm, to improve the compatibility between each distinct device and interoperability in 1588 systems, avoid in the synchronizing process because the unexpected behavior that the lack of standard of BMC algorithm produces.
Technical solution of the present invention is as follows:
The master clock method of testing of the distributed accurate time synchronization protocol of a kind of communication Network Based, it comprises the comparison algorithm and the algorithm that calculates each relevant port status of data set, draws together following son test for the consistent temper test pack of DSC and SD algorithm:
(1) based on the DSC test of heuristics of Grandmaster Priority1 characteristic value;
(2) based on the DSC test of heuristics of grandmasterClockQuality.clockClass characteristic value;
(3) based on the DSC test of heuristics of grandmasterQuality.clockAccuracy characteristic value;
(4) based on the DSC test of heuristics of grandmasterCloclQuality.offsetScaledLogVariance characteristic value;
(5) based on the DSC test of heuristics of Grandmaster Priority2 characteristic value;
(6) based on the DSC test of heuristics of Grandmaster Identity characteristic value;
(7) test data set comparison algorithm DSC-part ii;
(8) the DUT clock grade is tested less than 128 state decision making algorithm;
(9) the DUT clock grade is tested more than or equal to 128 state decision making algorithm.
Whether the method for testing that the present invention proposes is consistent with 1588 agreements institute standard for detection of actual BMC algorithm in the network clocking.
The best master clock method of testing of the distributed accurate time synchronization protocol of communication Network Based of the present invention is for BMC algorithm in the actual device, a series of method of testings are proposed, whether conform to 1588 protocol specifications for the identification of this BMC algorithm, to improve the compatibility between each distinct device and interoperability in 1588 systems, avoid in the synchronizing process because the unexpected behavior that the lack of standard of BMC algorithm produces.
Description of drawings
Fig. 1 is the flow chart of the master clock method of testing of the distributed accurate time synchronization protocol of a kind of communication Network Based of the present invention.
Embodiment
Below in conjunction with drawings and Examples the present invention is elaborated.
Referring to Fig. 1, the invention provides the best master clock method of testing of the distributed accurate time synchronization protocol of a kind of communication Network Based, it comprises the comparison algorithm and the algorithm that calculates each relevant port status of data set, draws together following son test for the consistent temper test pack of DSC and SD algorithm:
(1) based on the DSC test of heuristics of Grandmaster Priority1 characteristic value;
(2) based on the DSC test of heuristics of grandmasterClockQuality.clockClass characteristic value;
(3) based on the DSC test of heuristics of grandmasterQuality.clockAccuracy characteristic value;
(4) based on the DSC test of heuristics of grandmasterCloclQuality.offsetScaledLogVariance characteristic value;
(5) based on the DSC test of heuristics of Grandmaster Priority2 characteristic value;
(6) based on the DSC test of heuristics of Grandmaster Identity characteristic value;
(7) test data set comparison algorithm DSC-part ii;
(8) the DUT clock grade is tested less than 128 state decision making algorithm;
(9) the DUT clock grade is tested more than or equal to 128 state decision making algorithm.
Actual operating position of the present invention is as follows:
The method of synchronization of PTP system relies on master clock periodically to issue synchronously (Sync) message and realizes, after receiving the Sync message from clock, calculate the side-play amount between this clock and master clock, in computational process, needed this Sync message network path of decorrelation to postpone, for this delay, 1588 protocol definitions two synchronization mechanisms: postpone request-response mechanism (Delay request-reponse mechanism) and reciprocity delay strategy (Peer delay mechanism), estimate path delay by these two mechanism.It is synchronous that the PTP system can also be used for the network equipment medium frequency.
Best master clock (BMC) algorithm is one of key technology in 1588 agreements, and the effect of BMC has two: the one, in the clock that all satisfy the requirements, choose the highest master clock, and remaining clock then is from clock; The 2nd, determine the state from each port of clock, i.e. active (M) state, passive (P) state and driven (P) state.The BMC algorithm has two parts to consist of: data set is (Data Set Comparison, DSC) algorithm and Determines (State Decision, SD) algorithm relatively.BMC runs on each port of clock, be (M) state initiatively such as clock port, the Announce message that this port sends termly, in this message, comprised and comprised the most a series of information of high master clock etc. of network, by comparing the information of this information and local clock self, access ground clock determine whether be this PTP network the highest master clock with and the state of each port.
The BMC algorithm is comprised of two parts in the IEEE 1588-2008 standard: the comparison of data set (DSC) algorithm and (SD) algorithm that calculates each relevant port status, draw together following son test for the consistent temper test pack of DSC and SD algorithm:
1, based on the DSC test of heuristics of Grandmaster Priority1 characteristic value;
2, based on the DSC test of heuristics of grandmasterClockQuality.clockClass characteristic value;
3, based on the DSC test of heuristics of grandmasterQuality.clockAccuracy characteristic value;
4, based on the DSC test of heuristics of grandmasterCloclQuality.offsetScaledLogVariance characteristic value;
5, based on the DSC test of heuristics of Grandmaster Priority2 characteristic value;
6, based on the DSC test of heuristics of Grandmaster Identity characteristic value;
7, test data set comparison algorithm DSC-part ii;
8, the DUT clock grade is tested less than 128 state decision making algorithm;
9, the DUT clock grade is tested (not comprising tested part in the 1-7 item) more than or equal to 128 state decision making algorithm.
In sum, the best master clock method of testing of the distributed accurate time synchronization protocol of communication Network Based of the present invention is for BMC algorithm in the actual device, a series of method of testings are proposed, whether conform to 1588 protocol specifications for the identification of this BMC algorithm, to improve the compatibility between each distinct device and interoperability in 1588 systems, avoid in the synchronizing process because the unexpected behavior that the lack of standard of BMC algorithm produces.
Certainly, those skilled in the art in the art will be appreciated that, above-described embodiment only is that the present invention is described, and be not as limitation of the invention, as long as in connotation scope of the present invention, all will drop in the scope of claim of the present invention the variation of above-described embodiment, modification etc.
Claims (1)
1. the master clock method of testing of the distributed accurate time synchronization protocol of communication Network Based, it is characterized in that: it comprises the comparison algorithm and the algorithm that calculates each relevant port status of data set, draws together following son test for the consistent temper test pack of DSC and SD algorithm:
(1) based on the DSC test of heuristics of Grandmaster Priority1 characteristic value;
(2) based on the DSC test of heuristics of grandmasterClockQuality.clockClass characteristic value;
(3) based on the DSC test of heuristics of grandmasterQuality.clockAccuracy characteristic value;
(4) based on the DSC test of heuristics of grandmasterCloclQuality.offsetScaledLogVariance characteristic value;
(5) based on the DSC test of heuristics of Grandmaster Priority2 characteristic value;
(6) based on the DSC test of heuristics of Grandmaster Identity characteristic value;
(7) test data set comparison algorithm DSC-part ii;
(8) the DUT clock grade is tested less than 128 state decision making algorithm;
(9) the DUT clock grade is tested more than or equal to 128 state decision making algorithm.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2011103100972A CN103051486A (en) | 2011-10-14 | 2011-10-14 | Master clock test method based on network communication distributed precise time synchronous protocol |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2011103100972A CN103051486A (en) | 2011-10-14 | 2011-10-14 | Master clock test method based on network communication distributed precise time synchronous protocol |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN103051486A true CN103051486A (en) | 2013-04-17 |
Family
ID=48063991
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN2011103100972A Pending CN103051486A (en) | 2011-10-14 | 2011-10-14 | Master clock test method based on network communication distributed precise time synchronous protocol |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN103051486A (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US9912693B1 (en) | 2015-04-06 | 2018-03-06 | Sprint Communications Company L.P. | Identification of malicious precise time protocol (PTP) nodes |
| WO2021233313A1 (en) * | 2020-05-20 | 2021-11-25 | 华为技术有限公司 | Port state configuration method, apparatus, system, and storage medium |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102082652A (en) * | 2009-11-26 | 2011-06-01 | 华为技术有限公司 | Method, device and system for acquiring network clock topological structure |
-
2011
- 2011-10-14 CN CN2011103100972A patent/CN103051486A/en active Pending
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102082652A (en) * | 2009-11-26 | 2011-06-01 | 华为技术有限公司 | Method, device and system for acquiring network clock topological structure |
Non-Patent Citations (5)
| Title |
|---|
| 张贺，张林，郑滟雷，张旭: "1588v2中的PTP报文格式及应用", 《邮电设计技术》 * |
| 张鹤鸣，杨斌: "最佳主时钟算法的研究与实现", 《成都信息工程学院学报》 * |
| 杨中贤: "IEEE1588精密时钟同步协议测试技术", 《电信网技术》 * |
| 王莉: "IEEE1588协议测试方法", 《电信网技术》 * |
| 钟世春: "LXI仪器中网络发现协议和时钟同步协议的研究与实现", 《中国优秀硕士学位论文全文数据库 信息科技辑》 * |
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US9912693B1 (en) | 2015-04-06 | 2018-03-06 | Sprint Communications Company L.P. | Identification of malicious precise time protocol (PTP) nodes |
| WO2021233313A1 (en) * | 2020-05-20 | 2021-11-25 | 华为技术有限公司 | Port state configuration method, apparatus, system, and storage medium |
| CN113708869A (en) * | 2020-05-20 | 2021-11-26 | 华为技术有限公司 | Method, device and system for configuring port state |
| CN113708869B (en) * | 2020-05-20 | 2024-04-12 | 华为技术有限公司 | Method, device and system for configuring port state |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US20220182164A1 (en) | Method of remotely monitoring the timing performance of a ptp slave | |
| CN102421187B (en) | High-accuracy clock synchronization method of wireless sensor network | |
| KR101807745B1 (en) | A method for detecting timing references affected by a change in path delay asymmetry between nodes in a communications network | |
| US20160205651A1 (en) | Devices and methods for sending or receiving assistance data | |
| EP2528254A1 (en) | Method and device for time synchronization | |
| US11444747B2 (en) | Measure and improve clock synchronization using combination of transparent and boundary clocks | |
| CN103067112B (en) | Clock synchronizing method, device and the network equipment | |
| KR20130126986A (en) | Method, apparatus and system for time distribution in a telecommunications network | |
| CN110677210A (en) | Clock compensation method, equipment and system | |
| EP3284217A1 (en) | Methods, systems, and computer readable media for synchronizing timing among network interface cards (nics) in a network equipment test device | |
| CN105323054A (en) | Clock synchronization method and device | |
| CN102227110B (en) | Measurement one way delay method and equipment thereof, and communication system | |
| CN113038597B (en) | UWB-based positioning method and system | |
| CN104468014A (en) | Method for improving time synchronization precision under complex network environment | |
| CN102546009B (en) | Optical fiber symmetry detecting method and device | |
| CN104641612A (en) | Intelligent supervision for configuration of precision time protocol (PTP) entities | |
| CN105357069A (en) | Distributed node service state monitoring method, device and system | |
| CN105519021A (en) | Method for localizing a frequency deviation in a communication network and corresponding communication network | |
| CN103051486A (en) | Master clock test method based on network communication distributed precise time synchronous protocol | |
| CN102710359B (en) | Accurate clock frequency synchronizing method and device based on IEEE1588 (institute of electrical and electronics engineers) | |
| CN102511149A (en) | Output time method for minitoring network node, device and system thereof | |
| CN106549822B (en) | Method and device for testing response time of time synchronization message and test equipment | |
| JP5913067B2 (en) | Time synchronization system, transmission path delay time correction method, time synchronization device | |
| CN102638339A (en) | Method and device for realizing precision time synchronization | |
| CN112104432B (en) | Time verification method, system, base station and bearing network in mobile communication network |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| RJ01 | Rejection of invention patent application after publication | ||
| RJ01 | Rejection of invention patent application after publication |
Application publication date: 20130417 |