CN103000216B - Readout apparatus - Google Patents
Readout apparatus Download PDFInfo
- Publication number
- CN103000216B CN103000216B CN201110273279.7A CN201110273279A CN103000216B CN 103000216 B CN103000216 B CN 103000216B CN 201110273279 A CN201110273279 A CN 201110273279A CN 103000216 B CN103000216 B CN 103000216B
- Authority
- CN
- China
- Prior art keywords
- signal
- sensing
- page
- input address
- output signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Landscapes
- Static Random-Access Memory (AREA)
Abstract
The present invention discloses a readout apparatus for a memory array including plural memory cell rows. The readout apparatus comprises plural first sensing amplifier groups, a second sensing amplifier group and an output unit, wherein each first sensing amplifier group selectively produces a first sensing output signal, the second sensing amplifier group produces a second sensing output signal, the output unit selectively outputs one of the plural first sensing output signals and the second sensing output signal according to a page address signal, the readout apparatus reads out data from a row group to the plural first sensing amplifier groups during a readout operation, and when the page address signal represents a starting input address, the readout apparatus reads out the starting address data of the special row group corresponding to the starting input address in the row group, and transmits to the second sensing amplifier group so as to produce a second sensing output signal.
Description
Technical field
Present invention is directed to a kind of accumulator system, relate to a kind of readout device being applicable to this accumulator system especially, it has new data sensing framework.
Background technology
In an accumulator system, in order to improve the work efficiency of read-write memory, known techniques have employed the page and reads the specification of buffering to read the data of storer, effectively to improve average reading rate, and improves accumulator system overall performance.Read at the page in the specification of buffering, need a plurality of page buffer to read a page.In order to make all page buffers can arbitrarily and rapidly from memory read data, therefore need to arrange one group of high speed sense amplifier, and quantity of this group high speed sense amplifier equals the quantity of page buffer.But the setting of multiple high speed sense amplifier result in high electric current and high noise, even has influence on the operating speed of high speed sense amplifier.In addition, along with the increase of a page size, the quantity of page buffer is also increased, therefore, the quantity of high speed sense amplifier also must increase.The area of a large amount of high speed sense amplifiers also causes the power consumption of accumulator system to increase.
Therefore, expect a kind of accumulator system and reading unit thereof, the shortcoming of known techniques can be improved.
Summary of the invention
The invention provides a kind of readout device, be applicable to memory array.This memory array comprises plural memory cell row.Readout device comprises plural first sensing amplifier group, one second sensing amplifier group and an output unit.Each first sensing amplifier group optionally produces the first sensing output signal.Second sensing amplifier group produces the second sensing output signal.Output unit couples plural first sensing amplifier group and the second sensing amplifier group, survey output signal and the second sensing output signal in order to temporary plural first sensing, and optionally export one in plural number first sensing output signal and the second sensing output signal according to page address signal.During a read operation, in plural Yi Baohangzhong a line group, sense data is to plural first sensing amplifier group according to row address signal for readout device, and row group comprises plural particular row group.During read operation, when page address signal list shows initial input address, read from the data of the particular row group of corresponding initial input address as an initial location data, initial location data is sent to the second sensing amplifier group, and the second amplifier group produces the second sensing output signal according to initial location data.
Accompanying drawing explanation
Fig. 1 represents accumulator system according to an embodiment of the invention;
Fig. 2 represents the control module of the accumulator system of Fig. 1; And
Fig. 3 represents accumulator system according to another embodiment of the present invention.
Main element symbol description:
1 ~ accumulator system;
10 ~ memory array;
11 ~ readout device;
20 ~ trigger circuit;
21 ~ sampling and clamped circuit;
22 ~ comparer;
23 ~ initial input address demoder;
24 ~ page address demoder;
110
1-110
p~ read-write multiplexer;
111 ~ reading-page addressing write multiplexer fast;
112
1-112
p~ low-power sense amplifiers group;
113 ~ high speed sense amplifier group;
114 ~ output unit;
115 ~ control module;
116 ~ row decoder;
117 ~ output buffer;
300 ~ redundancy reads-writes multiplexer;
301 ~ high speed sense amplifier group;
302 ~ redundancy output unit;
303 ~ redundant data multiplexer;
304 ~ Corrective control unit;
ADD 1ST ~ initial input address;
Bred ~ redundant row bit;
D303 ~ correction data;
OSAL
1-OSAL
n, OSAH ~ sensing output signal;
OUT ~ output data;
S20 ~ trigger pip;
S301 ~ correction sensing output signal;
S
cA~ row address signal;
S
pA~ page address signal;
S115A, S115B, S116 ~ control signal;
S115C ~ flag signals;
S304 ~ correcting controlling signal;
SAL
1-SAL
n~ low-power sense amplifiers;
SAH
1-SAH
n~ high speed sense amplifier;
SEN ~ correction enable signal.
Embodiment
For making above-mentioned purpose of the present invention, feature and advantage become apparent, a preferred embodiment cited below particularly, and coordinate institute's accompanying drawings, be described in detail below.
Read in the specification of buffering at the page, in the read operation for a page at the beginning time, need the more time to go to read the first stroke data, data follow-up in the same page then can read more quickly, and its readout time is approximately 1/4 or 1/5 of the readout time of the first stroke data.Accumulator system of the present invention proposes a kind of framework of new readout device, a high speed sense amplifier group is utilized to read the first stroke data of a page, follow-up data then utilize plural low-power sense amplifiers group to read, the data of a page can be read by this fast, and with known techniques, there is lower energy ezpenditure by comparison.
Fig. 1 system represents accumulator system according to an embodiment of the invention.As shown in Figure 1, accumulator system 1 comprises memory array 10 and readout device 11.Memory array 10 comprises plural memory cell row.During the read operation of a page, readout device 11 is according to row address signal S
cAand in plural memory cell Hang Zhong a line group, read the data of a page.This journey group is distinguished into again P particular row group (P is positive integer), to divide the data reading a page for P time, and reads N number of bit (N is positive integer) each time; In other words, a page pool is divided into P data and reads, and each data be read out has N number of bit.Read the specification of buffering to meet the page, readout device 11 comprises plural number and reads-write multiplexer 110
1-110
pand plural low-power sense amplifiers group 112
1-112
p.Read-write multiplexer 110
1-110
paccording to row address signal S
cAand P the particular row group coupled respectively in the row group of a page.Low-power sense amplifiers group 112
1-112
pcouple reading-write multiplexer 110 respectively
1-110
p.In addition, readout device 11 also comprises reading-page addressing write multiplexer 111, high speed sense amplifier group 113, output unit 114, control module 115, row decoder 116 and an output buffer 117 fast.Each low-power sense amplifiers group 112
1-112
pthere is N number of low-power sense amplifiers SAL
1-SAL
n, and high speed sense amplifier group 113 has N number of high speed sense amplifier SAH
1-SAH
n.In the examples below, the operation of readout device 11 will be described with the read operations of a page.
Consult Fig. 1, row decoder 116 receives row address signal S
cAand to row address signal S
cAcarry out decoding to produce control signal S116.Row address signal S
cAsystem represents which page readout device 11 is just reading.Therefore ,-write multiplexer 110 is read
1-110
pbe controlled by by row address signal S
cAderive obtain control signal S116, with couple respectively be just read the page row group in P particular row group.Such as ,-write multiplexer 110 is read
1couple the particular row group of the arrangement first in the row group reading the page, read-write multiplexer 110
pcouple the particular row group of the arrangement P in the row group reading the page.
Low-power sense amplifiers group 112
1-112
pcouple reading-write multiplexer 110 respectively
1-110
p.During read operation, read-write multiplexer 110
1-110
pthe P read in memory array 10 data are sent to low-power sense amplifiers group 112 respectively
1-112
p, wherein, as mentioned above, each data has N bit.Each low-power sense amplifiers group 112
1-112
plow-power sense amplifiers SAL
1-SAL
nthe sensing output signal of N bit is produced according to the N bit Data received,
According to Fig. 1, control module 115 receives page address signal S
pA.Page address signal S
pAp address can be indicated, respectively P particular row group of a corresponding page.Therefore, at the read operations of a page, page address signal S
pAchange to indicate P address respectively.Control module 115 is according to page address signal S
pAproduce control signal S115A to quick reading-page addressing write multiplexer 111 and low-power sense amplifiers group 112
1-112
p, and produce control signal S115B and flag signals S115C to output unit 114.Wherein, control signal S115B is along with page address signal S
pAeach change and changing.
Quick reading-page addressing write multiplexer 111 and low-power sense amplifiers group 112
1-112
pbe controlled by control signal S115A.As page address signal S
pAwhen being the initial input address of expression one, in the row group being read the page, the data of corresponding initial input address are as initial location data, and fast readings-page addressing writes multiplexer 111 and couples according to control signal S115A reading-write multiplexer that the particular row group residing for initial location data couples.Should be noted, herein the initial input address of indication and arrange in not necessarily instruction P particular row group first particular row group, and refer to the particular row group that first will perform reading in the read operation of a page, be likely arrangement second, third etc. particular row group.In this embodiment, suppose that initial input address refers to the particular row group of arrangement second.As page address signal S
pAwhen representing initial input address, in the data of the particular row group of arrangement second as initial location data, and readings-page addressing writes multiplexer 111 and couples reading-write multiplexer 110 according to control signal S115A fast
2.Then, initial location data is reached the high speed sense amplifier SAH of high speed sense amplifier group 113 by reading-page addressing write multiplexer 111 fast
1-SAH
n, and high speed sense amplifier group 113 produces sensing output signal OSAH to output unit 114 according to initial location data.Output unit 114 selects output sensing to output signal OSAH to output buffer 117 according to control signal S115B and flag signals S115C.Now, correspondence couples reading-write multiplexer 110
2low-power sense amplifiers group 112
2then do not act on according to control signal S115A, and do not produce sensing output signal.And remaining low-power sense amplifiers group 112
1, 112
3-112
pthen respectively according to being received from reading-write multiplexer 110
1, 110
3-110
pdata and produce sensing output signal OSAL
1, OSAL
3-OSAL
pto output unit 114.Output unit 114 receives and keeps in sensing output signal OSAL
1, OSAL
3-OSAL
pand sensing output signal OSAH.
As mentioned above, output unit 114 is controlled by the control signal S115B and flag signals S115C that control module 115 produces.As page address signal S
pAwhen system represents initial input address, control module 115 activation flag signals S115C, now, output unit 114 selects output sensing to output signal OSAH to output buffer 117 according to the flag signals S115C be enabled.Sensing is outputed signal OSAH Buffer output as output data OUT by output buffer 117 again.As page address signal S
pAduring the initial input address of non-expression, flag signals S115C is disabled, now output unit 114 according to the change of control signal S115B each output sensing output signal OSAL
1, OSAL
3-OSAL
pone, such as sequentially output sensing output signal OSAL
1, OSAL
3-OSAL
p.Output buffer 117 is more in order by sensing output signal OSAL
1, OSAL
3-OSAL
pbuffer output is as output data OUT.
According to above-described embodiment, at the read operations of a page, reading-page addressing write multiplexer 111 and high speed sense amplifier group 113 is fast utilized to read the initial location data of initial input address.Follow-up data then utilize low-power sense amplifiers group to read.Amplify because initial location data system utilizes high speed sense amplifier group 113 to sense, the speed therefore reading the data of a page can increase.Moreover the follow-up data system of initial location data utilizes low-power sense amplifiers group to sense amplification, makes the energy ezpenditure of accumulator system 1 to reduce.
Fig. 2 system represents the control module 115 according to the embodiment of the present invention.Consult Fig. 2, control module 115 comprises trigger circuit 20, sampling and clamped circuit 21, comparer 22, initial input address demoder 23 and page address demoder 24.Sampling and clamped circuit 21, comparer 22 and page address demoder 24 receive page address signal S
pA.When starting during the read operation of a page, trigger circuit 20 are according to page address signal S
pAchange or one read enable signal produce trigger pip S20 be provided to sampling and clamped circuit 21.Page address signal S now
pAcurrent represented current input address is initial input address ADD1ST.Sampling and clamped circuit 21 sample according to trigger pip S20 and store initial input address ADD1ST.Comparer 22 is except receiving page address signal S
pAalso receive the initial input address ADD1ST from sampling and clamped circuit 21, and produce flag signals S115C.Comparer 22 compares page address signal S
pAcurrent input address whether identical with initial input address ADD1ST, and to come activation or forbidden energy flag signals S115C according to comparative result.Initial input address demoder 23 also receives the initial input address ADD1ST from sampling and clamped circuit 21, and decodes to produce control signal S115A to quick reading-page addressing write multiplexer 111 and low-power sense amplifiers group 112 to initial input address ADD1ST
1-112
p.Page address demoder 24 receives page address signal S
pA, and to page address signal S
pAcarry out decoding to produce control signal S115B to output unit 114.
The operation of control module 115 is hereafter to illustrate.According to above-mentioned citing, suppose in the read operation of a page, initial input address refers to the particular row group of arrangement second, and the particular row group system of this arrangement second correspondence reads-write multiplexer 110
2.When starting during read operation, page address signal S
pAsystem represents initial input address ADD1ST, and at this moment, trigger circuit 20 produce trigger pip S20 to sampling and clamped circuit 21, and sampling and clamped circuit 21 are come page address signal S according to trigger pip S20
pAcarry out sampling to obtain and store initial input address ADD1ST.During read operation, comparer 22 is used for comparing page address signal S
pAcurrent input address whether identical with initial input address ADD1ST.During owing to starting during read operation, page address signal S
pAcurrent input address be namely initial input address ADD1ST.Therefore, comparer 22 compares page address signal S
pAcurrent input address be same as initial input address ADD1ST.Now, comparer 22 activation flag signals S115C.Initial input address demoder 23 produces control signal S115A according to initial input address ADD1ST, and initial location data is reached the high speed sense amplifier SAH of high speed sense amplifier group 113 by reading-page addressing write multiplexer 111 according to control signal S115A fast
1-SAH
n.In addition, correspondence couples reading-write multiplexer 110
2low-power sense amplifiers group 112
2also close according to control signal S115A and do not act on.And remaining low-power sense amplifiers group 112
1, 112
3-112
pthen be received from reading-write multiplexer 110 respectively
1, 110
3-110
pdata.Now, page address demoder 24 is according to page address signal S
pAthough the control signal S115B produced is sent to output unit 114, because flag signals S115C is enabled, therefore, the uncontrolled signal S115B of output unit 114 affected.The flag signals S115C that output unit 114 bases are enabled and select by sensing output signal OSAH export output buffer 117 to.
Afterwards, along with page address signal S
pAchange, page address signal S
pAcurrent input address be not initial input address ADD1ST.Therefore, comparer 22 compares page address signal S
pAcurrent input address be different from initial input address ADD1ST.Now, comparer 22 forbidden energy flag signals S115C.Because flag signals S115C is disabled, output unit 114 bases are from page address demoder 24 and by page address signal S
pAthe derivative control signal S115B obtained is by sensing output signal OSAL
1, OSAL
3-OSAL
pone export output buffer 117 to.That is, according to the change of control signal S115B, each output sensing outputs signal OSAL to output unit 114
1, OSAL
3-OSAL
pone to output buffer 117.
Fig. 3 system represents accumulator system according to another embodiment of the present invention.In the accumulator system 1 of Fig. 1 and the accumulator system 3 of Fig. 3, the element represented with identical symbol performs identical operation, omits describe at this.With the accumulator system 1 of Fig. 1 by contrast, readout device 11 more comprises redundancy and reads-write multiplexer 300, high speed sense amplifier group 301, redundancy output unit 302, redundant data multiplexer 303 and Corrective control unit 304.Corrective control unit 304 is according to correction enable signal SEN, page address signal S
pA, and row address signal S
cA, carry out correct operation to produce correcting controlling signal S304 to control redundant data multiplexer 303.Below illustrate, similarly suppose that initial input address refers to the particular row group of arrangement second.
High speed sense amplifier group 301 is coupled to redundancy and reads-write between multiplexer 300 and redundancy output unit 302.Redundant data multiplexer 303 couples output unit 114, and at read operations, sensing is optionally outputed signal OSAL according to control signal S115B and flag signals S115C by output unit 114
1, OSAL
3-OSAL
predundant data multiplexer 303 is exported to the sensing one outputed signal in OSAH.Corrective control unit 304 is according to correction enable signal SEN, page address signal S
pA, and row address signal S
cAjudge a page read operation during, sensing output signal OSAL
1, OSAL
3-OSAL
pat least one is outputed signal in OSAH the need of correcting with sensing.During the read operation of a page, redundancy reads-writes multiplexer 300 and reads a redundant row bit Bred from redundant storage born of the same parents row, and redundant row bit is sent to high speed sense amplifier group 301.High speed sense amplifier group 301 produces according to redundant row bit Bred and corrects sensing output signal S301 to export redundant data multiplexer 303 to through redundancy output unit 302.Meanwhile, output unit 114 according to the flag signals S115C of activation by the sensing output signal OSAH or will from low-power sense amplifiers group 112 from high speed sense amplifier group 113
1-112
psensing output signal OSAL
1-OSAL
pone export redundant data multiplexer 303 to.Redundant data multiplexer 303 receives the sensing output signal from output unit 114 and the correction sensing output signal S301 from redundancy output unit 302.When correcting enable signal SEN and being enabled, Corrective control unit 304 is judged to need to carry out correct operation and activation correcting controlling signal S304.During correction enable signal SEN is enabled, redundant data multiplexer 303 replaces a bit of at least one sensing output signal exported by output unit 114 to produce correction data D303 according to the correcting controlling signal S304 be enabled to correct one of sensing output signal S301 bit, and exports correction data D303 to output buffer 117.
In another embodiment, if redundancy reads-write multiplexer 300 read a plurality of (such as two) redundant row bit Bred from redundant storage born of the same parents row.During correction enable signal SEN is enabled, redundant data multiplexer 303 according to the correcting controlling signal S304 be enabled with correct sensing output signal S301 two bits replace by output unit 114 export at least one sensing output signal two bits, or replace in by output unit 114 export two sensing output signal each a bit.
In accumulator system 3, when correcting enable signal SEN and being disabled, Corrective control unit 304 is judged not need to carry out correct operation, now, and Corrective control unit 304 forbidden energy correcting controlling signal S304.The sensing output signal being received from output unit 114 is directly sent to output buffer 117 according to the correcting controlling signal S304 of forbidden energy by redundant data multiplexer 303.
Though the present invention discloses as above with preferred embodiment; so itself and be not used to limit scope of the present invention; have in any art and usually know the knowledgeable; without departing from the spirit and scope of the present invention; when doing a little change and retouching, therefore protection scope of the present invention is when being as the criterion with the claims in the present invention scope person of defining.
Claims (16)
1. a readout device, is applicable to a memory array, it is characterized in that, described memory array comprises multiple memory cell rows, and described readout device comprises:
Multiple first sensing amplifier group, the first sensing amplifier group described in each optionally produces one first sensing output signal;
One second sensing amplifier group, produces one second sensing output signal; And
One output unit, couple the first described sensing amplifier group and the second described sensing amplifier group, in order to temporary the first described sensing output signal and the described second sensing output signal, and optionally export one in the first described sensing output signal and the described second sensing output signal according to a page address signal;
Wherein, during a read operation, described readout device the first sensing amplifier group that in a line group, sense data is extremely described in described memory cell rows according to a line address signal, and described row group comprises multiple particular row group; And
Wherein, during described read operation, when described page address signal list shows an initial input address, read from the data of the described particular row group of the initial input address described in correspondence as an initial location data, described initial location data is sent to the second described sensing amplifier group, and the second described sensing amplifier group produces the second described sensing output signal according to described initial location data.
2. readout device as claimed in claim 1, it is characterized in that, described readout device more comprises:
Multiple reading-write multiplexer, is controlled by described row address signal and couples the first described sensing amplifier group respectively; And
One fast reading-page addressing write multiplexer, be controlled by described page address signal, and couple the second described sensing amplifier group;
Wherein, in during described read operation, reading described in each-write multiplexer couples the one of described particular row group to read data and to be sent to the first sensing amplifier group described in correspondence according to described row address signal, and the first described sensing amplifier group of correspondence produces the first sensing output signal described in correspondence according to the data received; And
Wherein, when page address signal list described in during described read operation shows described initial input address, described reading-write multiplexer that described quick reading-page addressing write multiplexer couples according to the described page address signal described particular row group coupled residing for described initial location data, to read described initial location data and described initial location data be sent to the second described sensing amplifier group.
3. readout device as claimed in claim 2, it is characterized in that, when page address signal described in during described read operation does not represent described initial input address, described quick reading-page addressing write multiplexer does not read the second extremely described sensing amplifier group of data from arbitrary described reading-write multiplexer according to described page address signal.
4. readout device as claimed in claim 2, it is characterized in that, described readout device more comprises:
One control module, page address signal described in reception, and produce one first control signal and a flag signals to described output unit according to described page address signal and produce one second control signal and be given to described quick reading-page addressing write multiplexer and the first described sensing amplifier group;
Wherein, when page address signal list described in during described read operation shows described initial input address, described reading-write multiplexer that described quick reading-page addressing write multiplexer couples according to the second described control signal described particular row group coupled residing for described initial location data, to be sent to the second described sensing amplifier group by described initial location data; And
Wherein, page address signal list described in during described read operation shows described initial input address, flag signals described in control module activation, described output unit exports the second described sensing output signal according to the described flag signals be enabled.
5. readout device as claimed in claim 4, it is characterized in that, when page address signal list described in during described read operation shows described initial input address, the first described sensing amplifier group that described particular row group residing for described initial location data couples, does not act on according to the second described control signal and does not produce the first sensing output signal described in correspondence.
6. readout device as claimed in claim 4, it is characterized in that, when page address signal described in during described read operation does not represent described initial input address, the described flag signals described in control module forbidden energy, described output unit exports the one of the first described sensing output signal at every turn according to the change of the first described control signal.
7. readout device as claimed in claim 4, it is characterized in that, described control module comprises:
One sampling and clamped circuit, the page address signal described in reception, the initial input address described in storing in during described read operation;
One comparer, page address signal described in reception and from the initial input address described in described sampling and clamped circuit and produce described in flag signals, generate comparative result in order to the current represented current input address of relatively more described page address signal and described initial input address, and carry out the flag signals described in activation or forbidden energy according to described comparative result;
One initial input address demoder, initial input address described in reception, and described initial input address is decoded to produce described second control signal to described quick reading-page addressing write multiplexer and the first described sensing amplifier group; And
One page address demoder, the page address signal described in reception, and decode to produce the first described control signal to described page address signal;
Wherein, when the page address signal list described in during described read operation shows described initial input address, described comparer compares described current input address and is same as described initial input address.
8. readout device as claimed in claim 7, it is characterized in that, comparer described in during described read operation compares described current input address and is same as described initial input address, the first described sensing amplifier group that described particular row group residing for described initial location data couples, does not act on according to the second described control signal and does not produce the first sensing output signal described in correspondence.
9. readout device as claimed in claim 7, it is characterized in that, comparer described in during described read operation compares described current input address and is different from described initial input address, the described flag signals described in comparer forbidden energy, and described output unit exports the one of the first described sensing output signal at every turn according to the change of the first described control signal.
10. readout device as claimed in claim 7, it is characterized in that, described control module more comprises trigger circuit, during beginning during described read operation, produce a trigger pip to described sampling and clamped circuit and make described sampling and the current represented described current input address of the page address signal described in clamped circuit sampling as described initial input address.
11. readout devices as claimed in claim 1, it is characterized in that, described readout device more comprises:
One control module, the page address signal described in reception, and produce one first control signal and a flag signals to described output unit according to described page address signal and produce one second and control signal to the first described sensing amplifier group;
Wherein, when page address signal list described in during described read operation shows described initial input address, the described flag signals described in control module activation, described output unit exports the second described sensing output signal according to the described flag signals be enabled; And
Wherein, when page address signal described in during described read operation does not represent described initial input address, the described flag signals described in control module forbidden energy, described output unit exports the one in the first described sensing output signal at every turn according to the change of the first described control signal.
12. readout devices as claimed in claim 11, it is characterized in that, when page address signal list described in during described read operation shows described initial input address, the first described sensing amplifier group corresponding to described particular row group residing for described initial location data, does not act on according to the second described control signal and does not produce the first sensing output signal described in correspondence.
13. readout devices as claimed in claim 1, it is characterized in that, when page address signal list described in during described read operation shows described initial input address, described output unit exports the second described sensing output signal according to described page address signal.
14. readout devices as claimed in claim 1, it is characterized in that, when page address signal described in during described read operation does not represent described initial input address, described output unit and one in first sensing output signal export described in each according to the change of described page address signal.
15. readout devices as claimed in claim 1, it is characterized in that, described memory array more comprises at least one redundant memory cell row, and described readout device more comprises:
One redundancy reads-writes multiplexer, couples described redundant memory cell row;
One the 3rd sensing amplifier group, produces one and corrects sensing output signal;
One redundancy output unit, couples the 3rd described sensing amplifier group, in order to temporary described correction sensing output signal; And
One redundant data multiplexer, couples described output unit and described redundancy output unit, correction described in reception sensing output signal, and optionally receives the first described sensing output signal and sense the one in outputing signal with described second;
Wherein, during described read operation, when described line position location signal represents described initial input address and a correction enable signal is enabled, described redundancy reads-writes multiplexer and reads at least one redundant row bit from described redundant memory cell row and be sent to the 3rd described sensing amplifier group, and the 3rd described sensing amplifier group produces a correction sensing output signal according to described redundant row bit and outputs signal to described redundant data multiplexer through the correction sensing described in the transmission of described redundancy output unit, described redundant data multiplexer replaces at least one bit of at least one in the first described sensing output signal and the described second sensing output signal with at least one bit of described correction sensing output signal.
16. readout devices as claimed in claim 1, more comprise a row decoder, row address signal described in reception, and described row address signal is decoded to produce a control signal to during controlling described readout device and operating in described read operation, wherein, be that read operation is carried out to the memory cell rows of a page in described memory array during described read operation.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201110273279.7A CN103000216B (en) | 2011-09-15 | 2011-09-15 | Readout apparatus |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201110273279.7A CN103000216B (en) | 2011-09-15 | 2011-09-15 | Readout apparatus |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN103000216A CN103000216A (en) | 2013-03-27 |
| CN103000216B true CN103000216B (en) | 2015-06-24 |
Family
ID=47928689
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201110273279.7A Active CN103000216B (en) | 2011-09-15 | 2011-09-15 | Readout apparatus |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN103000216B (en) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| TWI711036B (en) * | 2020-01-22 | 2020-11-21 | 大陸商珠海南北極科技有限公司 | Repair circuit of memory and method thereof |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1538449A (en) * | 2003-04-18 | 2004-10-20 | 株式会社东芝 | Non-volatile semiconductor memory, electronic card and electronic device |
Family Cites Families (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2004213829A (en) * | 2003-01-08 | 2004-07-29 | Renesas Technology Corp | Semiconductor storage device |
| JP2005092923A (en) * | 2003-09-12 | 2005-04-07 | Renesas Technology Corp | Semiconductor memory device |
| JP5266589B2 (en) * | 2009-05-14 | 2013-08-21 | ルネサスエレクトロニクス株式会社 | Nonvolatile semiconductor memory device |
-
2011
- 2011-09-15 CN CN201110273279.7A patent/CN103000216B/en active Active
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1538449A (en) * | 2003-04-18 | 2004-10-20 | 株式会社东芝 | Non-volatile semiconductor memory, electronic card and electronic device |
Also Published As
| Publication number | Publication date |
|---|---|
| CN103000216A (en) | 2013-03-27 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR101308047B1 (en) | Memory system, memory for the same, and command decoding method of the memory | |
| US8254201B2 (en) | Semiconductor memory device having power-saving effect | |
| US9792052B2 (en) | Nonvolatile memory interface for metadata shadowing | |
| US20110179198A1 (en) | Storage device of serial attached small computer system interface/serial advanced technology attachment type | |
| US20130024744A1 (en) | Nonvolatile semiconductor memory and memory system | |
| US20150058701A1 (en) | Flash memory controller and method of data transmission between flash memories | |
| US20110252263A1 (en) | Semiconductor storage device | |
| US20200183784A1 (en) | Nonvolatile memory device and memory system including nonvolatile memory device | |
| KR101671334B1 (en) | Non volatile memory apparatus and data controlling method thereof | |
| KR20150090414A (en) | Semicondcutor device performing error correction | |
| US20160041872A1 (en) | Semiconductor memory device | |
| US11687254B2 (en) | Host synchronized autonomous data chip address sequencer for a distributed buffer memory system | |
| KR101398635B1 (en) | Semiconductor memory device having shared sense amplifiers | |
| US9502118B2 (en) | NAND memory addressing | |
| WO2016017321A1 (en) | Memory controller, storage device, information processing system, and method of controlling memory controller | |
| CN103000216B (en) | Readout apparatus | |
| US20190252010A1 (en) | Address/Command Chip Controlled Data Chip Address Sequencing for a Distributed Memory Buffer System | |
| KR20200052842A (en) | Memory system, memory module and operation method of memory system | |
| US10747442B2 (en) | Host controlled data chip address sequencing for a distributed memory buffer system | |
| US10379926B2 (en) | Method and device for monitoring data error status in a memory | |
| CN101853702B (en) | Flash memory and method thereof for improving reading speed by using built-in self test | |
| SG10201803737SA (en) | Memory device and memory system including the same | |
| KR20180127755A (en) | Data aligning circuit and semiconductor device including the same | |
| TWI466128B (en) | Memory systems and reading devices thereof | |
| US8472261B2 (en) | Reading devices for memory arrays |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant |