CN102981925A - Register inspection and checking control method applied to communication equipment - Google Patents
Register inspection and checking control method applied to communication equipment Download PDFInfo
- Publication number
- CN102981925A CN102981925A CN2012105599528A CN201210559952A CN102981925A CN 102981925 A CN102981925 A CN 102981925A CN 2012105599528 A CN2012105599528 A CN 2012105599528A CN 201210559952 A CN201210559952 A CN 201210559952A CN 102981925 A CN102981925 A CN 102981925A
- Authority
- CN
- China
- Prior art keywords
- register
- image data
- mirror image
- internal memory
- data
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Landscapes
- Techniques For Improving Reliability Of Storages (AREA)
Abstract
The invention relates to a register inspection and checking control method applied to communication equipment, belonging to the technical field of digital processing. The method comprises the following steps that the mirror data in an internal memory is subjected to cyclic redundancy check first; under the condition that the mirror data in the internal memory is correct, the mirror data in the internal memory is compared with data in a register; and if the comparative result is inconsistent, the register is subjected to rewrite operation by utilizing the mirror data, and therefore the register is inspected and check on the basis that the correctness of backup data is ensured. The equipment cost is not increased, while the reliability of inspection and checking is effectively increased. The application mode of the register inspection and checking control method applied to the communication equipment is simpler and more convenient.
Description
Technical field
The present invention relates to the digital processing technology field, particularly register check method and technology field refers to that specifically a kind of register that is applied to communication apparatus patrols and examines verification control method.
Background technology
High-end communication product is in critical positions in network, reliability requirement is very high.And high-end communication product can adopt ASIC(Application Specific Integrated Circuit, special IC in a large number) or FPGA(Field-ProgrammableGate Array, field programmable gate array) design.
In the prior art, to the chip global failure, can detect by the professional verification of chip chamber or service alarm; And to the chip partial failure, particularly soft failure lacks effective fault detect means.
So-called soft failure, just refer to for based on RAM(random access memory, random access memory) device of structure, comprise DRAM(Dynamic RandomAccess Memory, dynamic RAM), SRAM(Static RAM, static RAM), FPGA even CPU(Central Processing Unit, central processing unit) etc., soft error is its inevitable failure mode, main manifestations is single BIT(bit) data make a mistake, for example former storing value is 0, because the impact of soft error is becoming 1 sometime; Or become 0 by 1.But this unit does not damage, and after again covering, still can work.
In the prior art, check that whether having the method for soft failure mainly is that register is patrolled and examined, it is used for the check register mileage according to having or not the generation mistake, if anything is wrong, again row correction.
Register can be divided three classes substantially: rear changeless register powers on; Changeless register after business configuration is determined; The status register of monitoring business configuration status real-time change.The RAM with power down protection that adopts among the application preserves the significant data that the operation of some systems needs, and powers to guarantee that to RAM these significant datas do not lose by compact battery under powering-off state.
The shortcoming of the method that register of the prior art is patrolled and examined is:
1, when detecting memory mirror and chip register data when inconsistent, with regard to judged result, rather than confirm first whether the Memory Backup data are correct, when Backup Data is wrong, the judged result that makes the mistake.
2, in the prior art, first error register is made amendment, and count, it is rear with regard to direct reduction to surpass certain value (such as 2 times), and it is not comprehensive that this causes register to be patrolled and examined.
3, board software and BIOS are the significant datas of veneer, and particularly in many board devices, these class data are extremely important during the service board power-down rebooting, can't start if software data is lost veneer.
Summary of the invention
The objective of the invention is to have overcome above-mentioned shortcoming of the prior art, a kind of correctness that can the pretesting Backup Data is provided, thereby the accuracy that assurance is patrolled and examined, improve and patrol and examine reliability, and do not increase equipment cost, the register that is applied to communication apparatus that application mode is easy is patrolled and examined verification control method.
In order to realize above-mentioned purpose, the memory of communication apparatus has the mirror image data of register, and the register that is applied to communication apparatus of the present invention is patrolled and examined verification control method and be may further comprise the steps:
(1) described mirror image data is carried out cyclic redundancy check (CRC) (CRC, Cyclic Redundancy Check), judge whether it is correct, if, then enter step (2), if not, then send the backup error message, prompting writes mirror image data to internal memory again;
(2) data in the mirror image data in the described internal memory and the described register are compared, if comparative result is inconsistent, then utilize described mirror image data that described register is carried out rewrite operation.
This register that is applied to communication apparatus is patrolled and examined in the verification control method, described internal memory comprises plural backup zone, described each backup zone all stores the mirror image data of described register, describedly internally deposit into capable cyclic redundancy check (CRC), judge that whether described mirror image data is correct, specifically may further comprise the steps:
(11) mirror image data that sequentially described each backup region memory is stored up carries out cyclic redundancy check (CRC);
(12) if there is the cyclic redundancy check (CRC) of the regional mirror image data of at least one backup correct, then be as the criterion with correct backup zone, refresh wrong backup zone, and enter step (2);
(13) if the equal mistake in all backups zone is then sent the backup error message, prompting writes mirror image data to internal memory again.
This register that is applied to communication apparatus is patrolled and examined in the verification control method, described communication apparatus comprises a plurality of chips, each chip includes at least one corresponding register, described data in mirror image data in the internal memory and the described register are compared, be specially: adopt register that the sampling routine inspection mode will select at random and the mirror image data in the internal memory to compare or adopt to travel through routine inspection mode the mirror image data in all registers and the internal memory is compared.
This register that is applied to communication apparatus is patrolled and examined in the verification control method, and in the situation that adopts described sampling routine inspection mode, described step (2) specifically may further comprise the steps:
(a1) select at random the register that need to patrol and examine;
(a2) sequentially selected register and the mirror image data in the internal memory are compared, if comparative result is inconsistent, then enter step (a3);
(a3) utilize described mirror image data that described register is carried out rewrite operation.
This register that is applied to communication apparatus is patrolled and examined in the verification control method, and in the situation that adopts described traversal routine inspection mode, described step (2) specifically may further comprise the steps:
(b1) register with each chip is divided into a plurality of data blocks;
(b2) sequentially the mirror image data in each data block and the internal memory is compared, if comparative result is inconsistent, then enter step (b3);
(b3) utilize described mirror image data that described register is carried out rewrite operation.
This register that is applied to communication apparatus is patrolled and examined in the verification control method, and described method is further comprising the steps of afterwards in step (2):
(3) register after the rewrite operation and described mirror image data are compared, if inconsistent, then enter step (4);
Whether the number of rewrites of (4) judging described register reaches preset value, if, then register is carried out reset operation, if not, then again carry out returning step (3) after the rewrite operation.
Adopted the register that is applied to communication apparatus of this invention to patrol and examine verification control method, at first the mirror image data in the internal memory is carried out cyclic redundancy check (CRC), in internal memory in the correct situation of mirror image data, again the mirror image data in the internal memory and the data in the register are compared, if comparative result is inconsistent, then utilize mirror image data that described register is carried out rewrite operation, thereby can be on the basis of the correctness that guarantees the check Backup Data, register is patrolled and examined verification, when not increasing equipment cost, Effective Raise patrol and examine the reliability of verification, and the register that is applied to communication apparatus of the present invention to patrol and examine the application mode of verification control method also comparatively easy.
Description of drawings
Fig. 1 is the flow chart of steps that the register that is applied to communication apparatus of the present invention is patrolled and examined verification control method.
Fig. 2 is that method of the present invention is utilized in actual applications CRC check realization RAM Backup Data error detection and utilized multiple redundancy to realize the schematic flow sheet of RAM Backup Data error correction.
Fig. 3 is that method of the present invention adopts timing sampling to patrol and examine the schematic flow sheet of important register mode in actual applications.
Fig. 4 is that method of the present invention adopts regularly traversal to patrol and examine the schematic flow sheet of all register modes in actual applications.
Embodiment
In order more clearly to understand technology contents of the present invention, describe in detail especially exemplified by following examples.
See also shown in Figure 1ly, patrol and examine the flow chart of steps of verification control method for the register that is applied to communication apparatus of the present invention.
In one embodiment, the memory of described communication apparatus has the mirror image data of register, and this register that is applied to communication apparatus is patrolled and examined verification control method and be may further comprise the steps:
(1) described mirror image data is carried out cyclic redundancy check (CRC), judge whether it is correct, if, then enter step (2), if not, then send the backup error message, prompting writes mirror image data to internal memory again;
(2) data in the mirror image data in the described internal memory and the described register are compared, if comparative result is inconsistent, then utilize described mirror image data that described register is carried out rewrite operation.
In a kind of more preferably embodiment, described internal memory comprises plural backup zone, described each backup zone all stores the mirror image data of described register, describedly internally deposit into capable cyclic redundancy check (CRC), judge that whether described mirror image data is correct, specifically may further comprise the steps:
(11) mirror image data that sequentially described each backup region memory is stored up carries out cyclic redundancy check (CRC);
(12) if there is the cyclic redundancy check (CRC) of the regional mirror image data of at least one backup correct, then be as the criterion with correct backup zone, refresh wrong backup zone, and enter step (2);
(13) if the equal mistake of cyclic redundancy check (CRC) of the mirror image data in all backup zones is then sent the backup error message, prompting writes mirror image data to internal memory again.
In a kind of more preferably embodiment, described communication apparatus comprises a plurality of chips, each chip includes at least one corresponding register, described data in mirror image data in the internal memory and the described register are compared, be specially: can adopt the sampling register that will select at random of routine inspection mode and the mirror image data in the internal memory to compare, also can adopt to travel through routine inspection mode the mirror image data in all registers and the internal memory is compared.
In the situation that adopts described sampling routine inspection mode, described step (2) specifically may further comprise the steps:
(a1) select at random the register that need to patrol and examine;
(a2) sequentially selected register and the mirror image data in the internal memory are compared, if comparative result is inconsistent, then enter step (a3);
(a3) utilize described mirror image data that described register is carried out rewrite operation.
In the situation that adopts described traversal routine inspection mode, described step (2) specifically may further comprise the steps:
(b1) register with each chip is divided into a plurality of data blocks;
(b2) sequentially the mirror image data in each data block and the internal memory is compared, if comparative result is inconsistent, then enter step (b3);
(b3) utilize described mirror image data that described register is carried out rewrite operation.
In a kind of preferred embodiment, described method is further comprising the steps of afterwards in step (2):
(3) register after the rewrite operation and described mirror image data are compared, if inconsistent, then enter step (4);
Whether the number of rewrites of (4) judging described register reaches preset value, if, then register is carried out reset operation, if not, then again carry out returning step (3) after the rewrite operation.
In actual applications, register of the present invention is patrolled and examined verification control method, utilizes not power down random access memory (RAM) that the value of register is carried out multiple duplication, when writing register, renewal is in the backup value in the RAM zones of different, utilizes CRC check to realize the error detection of RAM data.Errors excepted then utilize multiple redundancy to realize the RAM correcting data error, to guarantee the correctness of Backup Data.And utilize this correct backup value to realize the verification of patrolling and examining to register, by patrol task is set, every compares the backup value among the RAM at regular intervals with corresponding register value; If comparative result is inconsistent, report and alarm then, and correct, backup value is write corresponding register.
Particularly, utilize CRC check to realize RAM Backup Data error detection and utilize flow process that multiple redundancy realizes the error correction of RAM Backup Data as shown in Figure 2.Before patrolling and examining, should the CRC of data in the internal memory (RAM) be calculated, if think just that unanimously data accurately just patrol and examine at every turn.Perhaps also can detect data when inconsistent immediately to reserved memory in the CRC of data confirm, only guaranteeing just to make the conclusion of chip register data failure under the correct prerequisite of internal storage data CRC.
Timing sampling routine inspection mode of the present invention and timing travel through the schematic flow sheet of routine inspection mode and distinguish as shown in Figure 3 and Figure 4.No matter take which kind of routine inspection mode, after checking out the register mistake, the register that all can utilize correct RAM data cover to make mistakes is repaired the register soft error.After carrying out rewrite operation, unsuccessfully just reset if for the first time rewrite unsuccessful or rewrite for several times.
In addition, although not losing of board software or BIOS can cause service disconnection immediately, can directly have influence on professional recovery when restarting resetting.Therefore software being carried out regularly patrolling and examining also is a part of patrolling and examining.
Adopted the register that is applied to communication apparatus of this invention to patrol and examine verification control method, at first the mirror image data in the internal memory is carried out cyclic redundancy check (CRC), in internal memory in the correct situation of mirror image data, again the mirror image data in the internal memory and the data in the register are compared, if comparative result is inconsistent, then utilize mirror image data that described register is carried out rewrite operation, thereby can be on the basis of the correctness that guarantees the check Backup Data, register is patrolled and examined verification, when not increasing equipment cost, Effective Raise patrol and examine the reliability of verification, and the register that is applied to communication apparatus of the present invention to patrol and examine the application mode of verification control method also comparatively easy.
In this instructions, the present invention is described with reference to its specific embodiment.But, still can make various modifications and conversion obviously and not deviate from the spirit and scope of the present invention.Therefore, instructions and accompanying drawing are regarded in an illustrative, rather than a restrictive.
Claims (6)
1. a register that is applied to communication apparatus is patrolled and examined verification control method, it is characterized in that, the memory of described communication apparatus has the mirror image data of register, and described method may further comprise the steps:
(1) described mirror image data is carried out cyclic redundancy check (CRC), judge whether it is correct, if, then enter step (2), if not, then send the backup error message, prompting writes mirror image data to internal memory again;
(2) data in the mirror image data in the described internal memory and the described register are compared, if comparative result is inconsistent, then utilize described mirror image data that described register is carried out rewrite operation.
2. the register that is applied to communication apparatus according to claim 1 is patrolled and examined verification control method, it is characterized in that, described internal memory comprises plural backup zone, described each backup zone all stores the mirror image data of described register, describedly internally deposit into capable cyclic redundancy check (CRC), judge that whether described mirror image data is correct, specifically may further comprise the steps:
(11) mirror image data that sequentially described each backup region memory is stored up carries out cyclic redundancy check (CRC);
(12) if there is the cyclic redundancy check (CRC) of the regional mirror image data of at least one backup correct, then be as the criterion with correct backup zone, refresh wrong backup zone, and enter step (2);
(13) if the equal mistake in all backups zone is then sent the backup error message, prompting writes mirror image data to internal memory again.
3. the register that is applied to communication apparatus according to claim 1 is patrolled and examined verification control method, it is characterized in that, described communication apparatus comprises a plurality of chips, each chip includes at least one corresponding register, described data in mirror image data in the internal memory and the described register are compared, are specially:
The register that employing sampling routine inspection mode will be selected at random and the mirror image data in the internal memory compare; Or
Adopt the traversal routine inspection mode that the mirror image data in all registers and the internal memory is compared.
4. the register that is applied to communication apparatus according to claim 3 is patrolled and examined verification control method, it is characterized in that, in the situation that adopts described sampling routine inspection mode, described step (2) specifically may further comprise the steps:
(a1) select at random the register that need to patrol and examine;
(a2) sequentially selected register and the mirror image data in the internal memory are compared, if comparative result is inconsistent, then enter step (a3);
(a3) utilize described mirror image data that described register is carried out rewrite operation.
5. the register that is applied to communication apparatus according to claim 3 is patrolled and examined verification control method, it is characterized in that, in the situation that adopts described traversal routine inspection mode, described step (2) specifically may further comprise the steps:
(b1) register with each chip is divided into a plurality of data blocks;
(b2) sequentially the mirror image data in each data block and the internal memory is compared, if comparative result is inconsistent, then enter step (b3);
(b3) utilize described mirror image data that described register is carried out rewrite operation.
According to claim 1 in 5 each described register that is applied to communication apparatus patrol and examine verification control method, it is characterized in that described method is further comprising the steps of afterwards in step (2):
(3) register after the rewrite operation and described mirror image data are compared, if inconsistent, then enter step (4);
Whether the number of rewrites of (4) judging described register reaches preset value, if, then register is carried out reset operation, if not, then again carry out returning step (3) after the rewrite operation.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN2012105599528A CN102981925A (en) | 2012-12-20 | 2012-12-20 | Register inspection and checking control method applied to communication equipment |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN2012105599528A CN102981925A (en) | 2012-12-20 | 2012-12-20 | Register inspection and checking control method applied to communication equipment |
Publications (1)
Publication Number | Publication Date |
---|---|
CN102981925A true CN102981925A (en) | 2013-03-20 |
Family
ID=47855980
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN2012105599528A Pending CN102981925A (en) | 2012-12-20 | 2012-12-20 | Register inspection and checking control method applied to communication equipment |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN102981925A (en) |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN103744413A (en) * | 2013-11-19 | 2014-04-23 | 广东威灵电机制造有限公司 | Core register fault detection method of microprocessor in motor control system |
CN105787388A (en) * | 2014-12-23 | 2016-07-20 | 中兴通讯股份有限公司 | Method and device for controlling black box |
CN107748704A (en) * | 2017-10-13 | 2018-03-02 | 郑州云海信息技术有限公司 | The method and device that memory mirror based on FPGA is realized |
CN111505364A (en) * | 2020-04-25 | 2020-08-07 | 搜派师自动化科技有限公司 | Intelligent variable-frequency electric actuating mechanism capable of being used for high-intensity magnetic field and diamagnetic method |
CN113064747A (en) * | 2021-03-26 | 2021-07-02 | 山东英信计算机技术有限公司 | Fault positioning method, system and device in server starting process |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1371050A (en) * | 2001-02-20 | 2002-09-25 | 英业达股份有限公司 | Method of generating application program with self test and self repair function |
CN1540511A (en) * | 2003-04-26 | 2004-10-27 | 华为技术有限公司 | Method for carrying out polling verification for registers |
-
2012
- 2012-12-20 CN CN2012105599528A patent/CN102981925A/en active Pending
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1371050A (en) * | 2001-02-20 | 2002-09-25 | 英业达股份有限公司 | Method of generating application program with self test and self repair function |
CN1540511A (en) * | 2003-04-26 | 2004-10-27 | 华为技术有限公司 | Method for carrying out polling verification for registers |
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN103744413A (en) * | 2013-11-19 | 2014-04-23 | 广东威灵电机制造有限公司 | Core register fault detection method of microprocessor in motor control system |
CN103744413B (en) * | 2013-11-19 | 2016-07-06 | 广东威灵电机制造有限公司 | The core register fault detection method of microprocessor in electric machine control system |
CN105787388A (en) * | 2014-12-23 | 2016-07-20 | 中兴通讯股份有限公司 | Method and device for controlling black box |
CN105787388B (en) * | 2014-12-23 | 2019-11-05 | 中兴通讯股份有限公司 | The method and apparatus for controlling black box |
CN107748704A (en) * | 2017-10-13 | 2018-03-02 | 郑州云海信息技术有限公司 | The method and device that memory mirror based on FPGA is realized |
CN111505364A (en) * | 2020-04-25 | 2020-08-07 | 搜派师自动化科技有限公司 | Intelligent variable-frequency electric actuating mechanism capable of being used for high-intensity magnetic field and diamagnetic method |
CN113064747A (en) * | 2021-03-26 | 2021-07-02 | 山东英信计算机技术有限公司 | Fault positioning method, system and device in server starting process |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10019312B2 (en) | Error monitoring of a memory device containing embedded error correction | |
EP2857971B1 (en) | Method and device for repairing error data | |
CN205881469U (en) | Fault detection equipment of electronic equipment and memory that is used for having a plurality of memory locations of standing transient fault and permanent fault | |
KR101805234B1 (en) | Method, non-transitory computer readable storage medium, and auxiliary memory for monitoring a data memory | |
CN102904685B (en) | A kind of processing method of hardware table item check errors and device | |
CN104685474B (en) | For the method for handling not repairable EMS memory error and non-transient processor readable medium | |
CN100536031C (en) | Random storage failure detection processing method and its system | |
CN112506730B (en) | Verification platform and verification method suitable for network switching chip ECC function verification | |
CN102981925A (en) | Register inspection and checking control method applied to communication equipment | |
US9275757B2 (en) | Apparatus and method for non-intrusive random memory failure emulation within an integrated circuit | |
CN104579313B (en) | A kind of in-orbit SRAM type FPGA fault detects and restorative procedure based on configuration frame | |
CN104143359A (en) | On-Line Memory Testing System And Method | |
US20190019569A1 (en) | Row repair of corrected memory address | |
US10095570B2 (en) | Programmable device, error storage system, and electronic system device | |
CN102135925B (en) | Method and device for detecting error check and correcting memory | |
US7089461B2 (en) | Method and apparatus for isolating uncorrectable errors while system continues to run | |
US10191827B2 (en) | Methods, systems, and computer readable media for utilizing loopback operations to identify a faulty subsystem layer in a multilayered system | |
CN101916306A (en) | System and method for positioning FPGA chip sensitive area | |
CN113608720A (en) | Satellite-borne data processing system and method resistant to single event upset | |
CN117373525A (en) | ECC function test method and device, electronic equipment and storage medium | |
CN101271419B (en) | Random storage failure detecting and processing method, device and system | |
CN103744752A (en) | Online memory fault detecting method and device | |
CN201828914U (en) | System for positioning FPGA (field-programmable gate array) chip sensitive area | |
CN102084342B (en) | Device for using programmable component in natural radiative environment | |
CN102543210A (en) | Error check and correction repairing method of flash memory |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C02 | Deemed withdrawal of patent application after publication (patent law 2001) | ||
WD01 | Invention patent application deemed withdrawn after publication |
Application publication date: 20130320 |