CN102904943B - Cluster computing system hybrid communication method based on embedded processor memory interface - Google Patents
Cluster computing system hybrid communication method based on embedded processor memory interface Download PDFInfo
- Publication number
- CN102904943B CN102904943B CN201210372418.6A CN201210372418A CN102904943B CN 102904943 B CN102904943 B CN 102904943B CN 201210372418 A CN201210372418 A CN 201210372418A CN 102904943 B CN102904943 B CN 102904943B
- Authority
- CN
- China
- Prior art keywords
- queue
- memory interface
- computing system
- flush bonding
- bonding processor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Landscapes
- Data Exchanges In Wide-Area Networks (AREA)
Abstract
The invention provides a cluster computing system hybrid communication method based on an embedded processor memory interface. A network controller integrated with an embedded processor is connected to a first network through a network transceiver. A parallel memory interface is connected to a second network through a hybrid network communication module. When a parallel interface state machine receives data from a memory bus which is connected with the parallel memory interface, the data are stored in a transmit queue. A data packet is received from the second network through a receiving control logic and the data packet is disassembled, then the data packet is selectively stored in a receive queue or a forward queue according to a destination address of the data packet, and the receive queue buffers data to be forwarded to the parallel memory interface. When the receive queue is non-null and the memory bus which is connected with the parallel memory interface is not occupied, the data are sent to the memory bus. The transmit queue and the forward queue are arbitrated by a send control logic, and the oldest data packet is selected based on an age strategy to be sent.
Description
Technical field
The present invention relates to computing technique field, more particularly, the present invention relates to a kind of cluster computing system mixed communication method based on flush bonding processor memory interface.
Background technology
Along with based on ARM(Advanced RISC Machines) development of architecture processor technology, academia and industrial quarters have been considered at present and have been started to develop the Novel low power consumption group system based on ARM flush bonding processor.As Sandia National Laboratory has issued the system of a " Mini supercomputer " by name on May 1st, 2011, this system is made up of 196 Gumstix Overo Tide computing nodes, every seven Gumstix Overo Tide are integrated on one piece of Stagecoach motherboard, then realize node interconnection by Ethernet.Ludwig-Maximilians-Universitat (LMU) university of the Germany group system that used AppleTV to build in April, 2011, the each node of this system comprises the Cortex-A8 processor of a 1GHz, PowerVR SGX535GPU and 256MB internal memory, and network have employed 100 m ethernet.
But, first, technique scheme is subject to the restriction that flush bonding processor network interface is single, performance is not high, specifically, the flush bonding processor of current main flow, mainly towards fields such as Mobile solution, does not usually have wired network interface or is only equipped with the lower network interface of this kind of performance of 100 m ethernet.Therefore, when building group system based on flush bonding processor, network performance cannot meet the demand of high-performance data transmission.
Secondly, technique scheme is subject to the limited restriction of flush bonding processor extensive interface; Specifically, usually, as SOC (system on a chip), flush bonding processor can comprise a series of peripheral interface, and as USB 2.0, GPIO, I2C etc., these interfaces all belong to the low-speed interface of below gigabit.Although there is partially embedded processor, ARM flush bonding processor as Marvel company contains PCIE interface at a high speed, and high speed network interfaces can be realized by PCIE Interface Expanding easily, but the flush bonding processor product of most company does not comprise this interface, therefore, the method also lacks universality.
Summary of the invention
Technical problem to be solved by this invention is for there is above-mentioned defect in prior art, there is provided a kind of and can solve the shortcoming that flush bonding processor network interface is single, performance is more weak, by realizing a hybrid network communication module based on parallel memory interface, for the cluster computing system built based on flush bonding processor provides network interface more at a high speed and hybrid network group-net communication method more flexibly.
According to the present invention, provide a kind of cluster computing system mixed communication method based on flush bonding processor memory interface, it comprises: network controller integrated for flush bonding processor is connected to first network by network transceivers; Further, parallel memory interface integrated for flush bonding processor is connected to second network by hybrid network communication module.
Preferably, first network is Ethernet, and network transceivers is ethernet transceiver, and network controller is ethernet controller.
Preferably, hybrid network communication module comprises: parallel interface state machine, transmit queue, forwarding queue, receiving queue, transmission control logic, reception control logic and multiplexer; Wherein, parallel interface state machine is connected to the data input pin of transmit queue and the data output end of receiving queue; The data output end of transmit queue is connected to the first data input pin of multiplexer; The data input pin of receiving queue is connected to reception control logic; The data output end sending control logic is connected to the second data input pin of multiplexer, and the data input pin sending control logic is connected to reception control logic; The output sending control logic is connected to the control signal input of multiplexer; Further, the data output end of multiplexer is connected to second network.
Preferably, the described cluster computing system mixed communication method based on flush bonding processor memory interface also comprises: when parallel interface state machine receives data from the memory bus be connected with parallel memory interface, by deposit data to transmit queue.
Preferably, the described cluster computing system mixed communication method based on flush bonding processor memory interface also comprises: utilize reception control logic receive packet from second network and disassemble packet, then according to the destination address of packet, select packet to be stored in receiving queue or forwarding queue, wherein receiving queue buffer memory is to be forwarded to the data of parallel memory interface.
Preferably, the described cluster computing system mixed communication method based on flush bonding processor memory interface also comprises: when receiving queue non-NULL, and when the memory bus be connected with parallel memory interface is vacant, data be sent in memory bus.
Preferably, the described cluster computing system mixed communication method based on flush bonding processor memory interface also comprises: utilize and send control logic and arbitrate transmit queue and forwarding queue, the packet based on age policy selection the most old age sends.
Preferably, hybrid network communication module also comprises the credit management logic being connected to and sending control logic; Further, preferably, the described cluster computing system mixed communication method based on flush bonding processor memory interface also comprises: utilize credit management logic to carry out credit management and maintenance, adopt fiduciary flow-control mechanism to make Internet data.
Preferably, the queue depth of transmit queue, forwarding queue and receiving queue is configurable.
Preferably, transmit queue, forwarding queue and receiving queue all have the full signal of a sky, for carrying out Flow Control.
The above embodiment of the present invention provides a special hybrid network communication module.Being extended the network communication interface of flush bonding processor by this module, for connecting the second cover network, overcoming the shortcoming that flush bonding processor network communication interface is single.Meanwhile, inside modules achieves packet storage forwarding function, can support structural texture multihop network more flexibly.And, the above embodiment of the present invention is expanded based on the parallel memory interface of flush bonding processor, take full advantage of the feature that memory interface transmission rate is fast, make the internetwork interface that hybrid network communication module can provide higher than Ethernet interface transmission rate, thus solve the more weak problem of flush bonding processor network interface performance.In addition, memory interface is flush bonding processor requisite interfaces, expands based on this interface, has certain universality.Thus, the invention provides and a kind ofly can solve the shortcoming that flush bonding processor network interface is single, performance is more weak, by realizing a hybrid network communication module based on parallel memory interface, for the cluster computing system built based on flush bonding processor provides network interface more at a high speed and hybrid network group-net communication method more flexibly.
Accompanying drawing explanation
By reference to the accompanying drawings, and by reference to detailed description below, will more easily there is more complete understanding to the present invention and more easily understand its adjoint advantage and feature, wherein:
Fig. 1 schematically shows the configuration schematic diagram of node network interfaces according to the embodiment of the present invention and data path.
Fig. 2 schematically shows the structure of the hybrid network communication module according to the embodiment of the present invention.
Fig. 3 schematically shows the cluster computing system based on hybrid network according to the embodiment of the present invention.
Fig. 4 schematically shows the computing node network data path based on OMAP3530 flush bonding processor according to the embodiment of the present invention.
It should be noted that, accompanying drawing is for illustration of the present invention, and unrestricted the present invention.Note, represent that the accompanying drawing of structure may not be draw in proportion.Further, in accompanying drawing, identical or similar element indicates identical or similar label.
Embodiment
In order to make content of the present invention clearly with understandable, below in conjunction with specific embodiments and the drawings, content of the present invention is described in detail.
In the present invention, on the one hand, network controller integrated for flush bonding processor is connected to first network by network transceivers; On the other hand, parallel memory interface integrated for flush bonding processor is connected to second network by hybrid network communication module.Like this, the present invention extends the network communication interface of flush bonding processor by this hybrid network communication module, for connecting the second cover network, overcomes the shortcoming that flush bonding processor network communication interface is single.
To the preferred embodiments of the present invention be described below, thus the example of specific implementation structure and the operation example of hybrid network communication module N2 of hybrid network communication module N2 will be described.
Fig. 1 schematically shows the configuration schematic diagram of node network interfaces according to the embodiment of the present invention and data path.
As shown in Figure 1, flush bonding processor 100 is integrated comprises first processor core M1, the second processor core M2, ethernet controller M3 and parallel memory interface M4.
Ethernet controller M3 is connected to the Ethernet W1 of standard by connecting outside ethernet transceiver N1.By expansion parallel memory interface M4, realize an outside hybrid network communication module N2, and then be connected to express network W2 between node.Data D1 can transmit between two cover networks through the on-chip bus B of flush bonding processor 100.
The focusing on of the embodiment of the present invention devises a hybrid network communication module N2 based on parallel memory interface.Figure 2 shows that the structure of hybrid network communication module N2, as shown in Figure 2, hybrid network communication module N2 mainly comprises: parallel interface state machine N11, transmit queue N13, forwarding queue N14, receiving queue N15, transmission control logic N16, credit management logic N17, reception control logic N18 and multiplexer N12.
Wherein, parallel interface state machine N11 is connected to the data input pin of transmit queue N13 and the data output end of receiving queue N15; The data output end of transmit queue N13 is connected to first data input pin of multiplexer N12; The data input pin of receiving queue N15 is connected to and receives control logic N18; The data output end sending control logic N16 is connected to second data input pin of multiplexer N12, and the data input pin sending control logic N16 is connected to and receives control logic N18; The output sending control logic N16 is connected to the control signal input of multiplexer N12; And send control logic N16 and be also connected to credit management logic N17; In addition, the data output end of multiplexer N12 is connected to second network (being express network W2 between node in the present embodiment).
Such as, parallel interface state machine N11 is a standard agreement state machine meeting parallel memory interface agreement, is connected with the parallel memory interface M4 of processor N12 with 16 parallel-by-bit memory buses.This state machine presses memory interface protocol, control data transmitting-receiving in units of 16 word lengths.
When parallel interface state machine N11 receives data from the memory bus be connected with parallel memory interface M4, by deposit data to transmit queue N13.When receiving queue N15 non-NULL, and when memory bus is vacant, data are sent in memory bus.
Transmit queue N13, forwarding queue N14 and receiving queue N15 are used for the data in buffer memory transmitting procedure.Such as, in these queues, each memory cell is 16 bit wides; In addition, such as, the queue depth of transmit queue N13, forwarding queue N14 and receiving queue is configurable, and Typical Disposition is that each queue comprises 1024 memory cell.
Transmit queue N13, forwarding queue N14 and receiving queue N15 all have the full signal of a sky, for carrying out Flow Control.
And what transmit queue N13 was used for that buffer memory carrys out self processor (such as flush bonding processor 100) treats Internet data; Receiving queue N15 buffer memory is to be forwarded to the data of parallel memory interface M4, and more particularly, receiving queue N15 buffer memory is off line and to be forwarded to the data of the processor (such as flush bonding processor 100) belonging to parallel memory interface M4; Forwarding queue N14 buffer memory is to be forwarded to the data of the hybrid network communication module of other node.
Send control logic N16(or, send control logic N16 and credit management logic N17 common) be responsible for control by data send online.When having credit management logic N17, Internet data adopts fiduciary flow-control mechanism, carries out credit management and maintenance by credit management logic.
Send control logic N16 to arbitrate transmit queue N13 and forwarding queue N14, the packet based on age policy selection the most old age sends.
Receive control logic N18 and disassemble packet from network reception to packet, then according to the destination address of packet, select packet to be stored in receiving queue N15 or forwarding queue N14.
Therefore, according to Fig. 2 structure, form three data paths:
(1) data path 1: receive packet from processor, storage forwarding is to network (second network);
(2) data path 2: receive packet (Internet data) from network (second network), storage forwarding is to processor;
(3) data path 3: receive packet (lower network data) from network (second network), storage forwarding is to network (second network).
Thus, the above embodiment of the present invention provides a special hybrid network communication module.Being extended the network communication interface of flush bonding processor by this module, for connecting the second cover network, overcoming the shortcoming that flush bonding processor network communication interface is single.Meanwhile, inside modules achieves packet storage forwarding function, can support structural texture multihop network more flexibly.
And, the above embodiment of the present invention is expanded based on the parallel memory interface of flush bonding processor, take full advantage of the feature that memory interface transmission rate is fast, make the internetwork interface that hybrid network communication module can provide higher than Ethernet interface transmission rate, thus solve the more weak problem of flush bonding processor network interface performance.In addition, memory interface is flush bonding processor requisite interfaces, expands based on this interface, has certain universality.
Embody rule of the present invention is described below.
Fig. 3 schematically shows the cluster computing system based on hybrid network according to the embodiment of the present invention.As shown in Figure 3, Fig. 3 describes a clustered computing system based on hybrid network, and this system adopts the communication means described by the above embodiment of the present invention, achieves the transmission of hybrid network and inter-network data.
Specifically, this group system comprises a set of 100,000,000-gigabit-Wan million Multilayer Switching Ethernet.Each node accesses this network by 100 m ethernet interface.Wherein, every 8 nodes are a node group, establish high speed looped network in a group.Node group is connected to a set of gigabit-Wan million switch by a set of 100,000,000-gigabit switch, and multiple gigabit-Wan million switch is finally connected to a set of 10,000,000,000 switches.
Such as, the network data path of computing node can be formed as shown in Figure 4.Computing node adopts the OMAP3530 processor of TI company, connects LAN9221 100 m ethernet transceiver, be connected to Ethernet W11 by MII interface.By GPMC interface, connect hybrid network communication module N2, be connected to high speed looped network W22.GPMC is a kind of general memory interface for flush bonding processor, and this interface can support the highest 1.3Gbps transmission rate.
Hybrid network communication module adopts fpga chip to realize, and is the network interface of high speed looped network W22 by the GPIO interface configuration of 32 on FPGA, can support bidirectional data communication at full speed.
Be understandable that, although the present invention with preferred embodiment disclose as above, but above-described embodiment and be not used to limit the present invention.For any those of ordinary skill in the art, do not departing under technical solution of the present invention ambit, the technology contents of above-mentioned announcement all can be utilized to make many possible variations and modification to technical solution of the present invention, or be revised as the Equivalent embodiments of equivalent variations.Therefore, every content not departing from technical solution of the present invention, according to technical spirit of the present invention to any simple modification made for any of the above embodiments, equivalent variations and modification, all still belongs in the scope of technical solution of the present invention protection.
Claims (24)
1., based on a cluster computing system mixed communication method for flush bonding processor memory interface, it is characterized in that comprising: network controller integrated for flush bonding processor is connected to first network by network transceivers; Further, parallel memory interface integrated for flush bonding processor is connected to second network by hybrid network communication module;
Also comprise: when parallel interface state machine receives data from the memory bus be connected with parallel memory interface, by deposit data to transmit queue;
Hybrid network communication module comprises: parallel interface state machine, transmit queue, forwarding queue, receiving queue, transmission control logic, reception control logic and multiplexer; Wherein, parallel interface state machine is connected to the data input pin of transmit queue and the data output end of receiving queue; The data output end of transmit queue is connected to the first data input pin of multiplexer; The data input pin of receiving queue is connected to reception control logic; The data output end sending control logic is connected to the second data input pin of multiplexer, and the data input pin sending control logic is connected to reception control logic; The output sending control logic is connected to the control signal input of multiplexer; Further, the data output end of multiplexer is connected to second network.
2. the cluster computing system mixed communication method based on flush bonding processor memory interface according to claim 1, it is characterized in that, first network is Ethernet, and network transceivers is ethernet transceiver, and network controller is ethernet controller.
3. the cluster computing system mixed communication method based on flush bonding processor memory interface according to claim 2, characterized by further comprising: utilize reception control logic receive packet from second network and disassemble packet, then according to the destination address of packet, select packet to be stored in receiving queue or forwarding queue, wherein receiving queue buffer memory is to be forwarded to the data of parallel memory interface.
4. the cluster computing system mixed communication method based on flush bonding processor memory interface according to claim 2, characterized by further comprising: when receiving queue non-NULL, and the memory bus be connected with parallel memory interface vacant time, data are sent in memory bus.
5. the cluster computing system mixed communication method based on flush bonding processor memory interface according to claim 3, characterized by further comprising: when receiving queue non-NULL, and the memory bus be connected with parallel memory interface vacant time, data are sent in memory bus.
6. the cluster computing system mixed communication method based on flush bonding processor memory interface according to claim 3, characterized by further comprising: utilize and send control logic and arbitrate transmit queue and forwarding queue, the packet based on age policy selection the most old age sends.
7. according to the cluster computing system mixed communication method based on flush bonding processor memory interface one of claim 3 to 5 Suo Shu, characterized by further comprising: utilize and send control logic and arbitrate transmit queue and forwarding queue, the packet based on age policy selection the most old age sends.
8. the cluster computing system mixed communication method based on flush bonding processor memory interface according to claim 1, is characterized in that, hybrid network communication module also comprises the credit management logic being connected to and sending control logic; Further, described cluster computing system mixed communication method also comprises: utilize credit management logic to carry out credit management and maintenance, adopts fiduciary flow-control mechanism to make Internet data.
9. according to the cluster computing system mixed communication method based on flush bonding processor memory interface one of claim 3 to 6 Suo Shu, it is characterized in that, hybrid network communication module also comprises the credit management logic being connected to and sending control logic; Further, described cluster computing system mixed communication method also comprises: utilize credit management logic to carry out credit management and maintenance, adopts fiduciary flow-control mechanism to make Internet data.
10. the cluster computing system mixed communication method based on flush bonding processor memory interface according to claim 7, is characterized in that, hybrid network communication module also comprises the credit management logic being connected to and sending control logic; Further, described cluster computing system mixed communication method also comprises: utilize credit management logic to carry out credit management and maintenance, adopts fiduciary flow-control mechanism to make Internet data.
The 11. cluster computing system mixed communication methods based on flush bonding processor memory interface according to claim 1, it is characterized in that, the queue depth of transmit queue, forwarding queue and receiving queue is configurable.
12. according to the cluster computing system mixed communication method based on flush bonding processor memory interface one of claim 3 to 6 Suo Shu, and it is characterized in that, the queue depth of transmit queue, forwarding queue and receiving queue is configurable.
The 13. cluster computing system mixed communication methods based on flush bonding processor memory interface according to claim 7, it is characterized in that, the queue depth of transmit queue, forwarding queue and receiving queue is configurable.
The 14. cluster computing system mixed communication methods based on flush bonding processor memory interface according to claim 8, it is characterized in that, the queue depth of transmit queue, forwarding queue and receiving queue is configurable.
The 15. cluster computing system mixed communication methods based on flush bonding processor memory interface according to claim 9, it is characterized in that, the queue depth of transmit queue, forwarding queue and receiving queue is configurable.
The 16. cluster computing system mixed communication methods based on flush bonding processor memory interface according to claim 10, it is characterized in that, the queue depth of transmit queue, forwarding queue and receiving queue is configurable.
The 17. cluster computing system mixed communication methods based on flush bonding processor memory interface according to claim 1, is characterized in that, transmit queue, forwarding queue and receiving queue all have the full signal of a sky, for carrying out Flow Control.
18., according to the cluster computing system mixed communication method based on flush bonding processor memory interface one of claim 3 to 6 Suo Shu, is characterized in that, transmit queue, forwarding queue and receiving queue all have the full signal of a sky, for carrying out Flow Control.
The 19. cluster computing system mixed communication methods based on flush bonding processor memory interface according to claim 7, is characterized in that, transmit queue, forwarding queue and receiving queue all have the full signal of a sky, for carrying out Flow Control.
The 20. cluster computing system mixed communication methods based on flush bonding processor memory interface according to claim 8, is characterized in that, transmit queue, forwarding queue and receiving queue all have the full signal of a sky, for carrying out Flow Control.
The 21. cluster computing system mixed communication methods based on flush bonding processor memory interface according to claim 9, is characterized in that, transmit queue, forwarding queue and receiving queue all have the full signal of a sky, for carrying out Flow Control.
22. cluster computing system mixed communication methods based on flush bonding processor memory interface according to claim 10 or 11, is characterized in that, transmit queue, forwarding queue and receiving queue all have the full signal of a sky, for carrying out Flow Control.
The 23. cluster computing system mixed communication methods based on flush bonding processor memory interface according to claim 12, is characterized in that, transmit queue, forwarding queue and receiving queue all have the full signal of a sky, for carrying out Flow Control.
24., according to claim 13 to the cluster computing system mixed communication method based on flush bonding processor memory interface one of 16 described, is characterized in that, transmit queue, forwarding queue and receiving queue all have the full signal of a sky, for carrying out Flow Control.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201210372418.6A CN102904943B (en) | 2012-09-28 | 2012-09-28 | Cluster computing system hybrid communication method based on embedded processor memory interface |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201210372418.6A CN102904943B (en) | 2012-09-28 | 2012-09-28 | Cluster computing system hybrid communication method based on embedded processor memory interface |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN102904943A CN102904943A (en) | 2013-01-30 |
| CN102904943B true CN102904943B (en) | 2015-07-08 |
Family
ID=47576978
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201210372418.6A Active CN102904943B (en) | 2012-09-28 | 2012-09-28 | Cluster computing system hybrid communication method based on embedded processor memory interface |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN102904943B (en) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN107248944B (en) * | 2017-07-28 | 2020-05-12 | 杭州聪普智能科技有限公司 | Performance optimization system of intelligent household system control bus |
| CN115809685B (en) * | 2023-02-09 | 2023-07-25 | 鹏城实验室 | NPU cluster network structure and network interconnection method |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1529472A (en) * | 2003-10-13 | 2004-09-15 | 中国科学院计算技术研究所 | High-performance computer group internet adaptor |
| CN2659038Y (en) * | 2003-12-09 | 2004-11-24 | 海信集团有限公司 | Inserted network interface circuit |
| CN1933438A (en) * | 2006-10-17 | 2007-03-21 | 杭州华为三康技术有限公司 | System and parts for realizing communication between first part and secondary part |
| CN101227459A (en) * | 2007-01-16 | 2008-07-23 | 窦晓鸣 | Method and apparatus for interactive processing multimedia information |
-
2012
- 2012-09-28 CN CN201210372418.6A patent/CN102904943B/en active Active
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1529472A (en) * | 2003-10-13 | 2004-09-15 | 中国科学院计算技术研究所 | High-performance computer group internet adaptor |
| CN2659038Y (en) * | 2003-12-09 | 2004-11-24 | 海信集团有限公司 | Inserted network interface circuit |
| CN1933438A (en) * | 2006-10-17 | 2007-03-21 | 杭州华为三康技术有限公司 | System and parts for realizing communication between first part and secondary part |
| CN101227459A (en) * | 2007-01-16 | 2008-07-23 | 窦晓鸣 | Method and apparatus for interactive processing multimedia information |
Also Published As
| Publication number | Publication date |
|---|---|
| CN102904943A (en) | 2013-01-30 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN111104775B (en) | Network-on-chip topological structure and implementation method thereof | |
| US9563735B1 (en) | Automatic pipelining of NoC channels to meet timing and/or performance | |
| US9742630B2 (en) | Configurable router for a network on chip (NoC) | |
| US9473388B2 (en) | Supporting multicast in NOC interconnect | |
| US9699079B2 (en) | Streaming bridge design with host interfaces and network on chip (NoC) layers | |
| Krishna et al. | NoC with near-ideal express virtual channels using global-line communication | |
| CN106603358B (en) | A kind of high-speed bus system and implementation method based on MLVDS interface | |
| US20190266088A1 (en) | Backbone network-on-chip (noc) for field-programmable gate array (fpga) | |
| KR20160004348A (en) | Mechanism to control resource utilization with adaptive routing | |
| CN101834789B (en) | Packet-circuit exchanging on-chip router oriented rollback steering routing algorithm and router used thereby | |
| CN102111327B (en) | Method and system for cell dispatching | |
| CN102866980B (en) | Network communication cell used for multi-core microprocessor on-chip interconnected network | |
| US10523599B2 (en) | Buffer sizing of a NoC through machine learning | |
| US10298485B2 (en) | Systems and methods for NoC construction | |
| US20190260644A1 (en) | Automatic crossbar generation and router connections for network-on-chip (noc) topology generation | |
| CN100421423C (en) | Central router based on serial Rapid 10 bus | |
| CN102904943B (en) | Cluster computing system hybrid communication method based on embedded processor memory interface | |
| CN109582622A (en) | Dual link interconnection architecture based on three-dimensional Mesh network-on-chip | |
| CN104796343A (en) | Communication structure based on network-on-chip | |
| CN108449287A (en) | FC exchanger chip architectural frameworks | |
| CN101764795A (en) | Link layer controller of IEEE1394 bus | |
| CN101702714B (en) | Method, system, and apparatus for a credit based flow control in a computer system | |
| CN202309716U (en) | Optical fiber-based high-speed real-time communication card | |
| CN102004713A (en) | Method for converting LINK ports of Tiger SHARC digital signal processor (DSP) to a serial Rapid IO bus | |
| CN201355815Y (en) | IEEE1394 bus protocol controller applied in space technology |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant |