CN102857219B - Frequency locking method and circuit, oscillator gain Forecasting Methodology and circuit thereof - Google Patents
Frequency locking method and circuit, oscillator gain Forecasting Methodology and circuit thereof Download PDFInfo
- Publication number
- CN102857219B CN102857219B CN201110179838.8A CN201110179838A CN102857219B CN 102857219 B CN102857219 B CN 102857219B CN 201110179838 A CN201110179838 A CN 201110179838A CN 102857219 B CN102857219 B CN 102857219B
- Authority
- CN
- China
- Prior art keywords
- frequency
- normalization coefficient
- oscillator
- gain
- controllable type
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 238000000034 method Methods 0.000 title claims abstract description 39
- 238000010606 normalization Methods 0.000 claims abstract description 91
- 238000013459 approach Methods 0.000 claims abstract description 25
- 230000010355 oscillation Effects 0.000 claims abstract description 7
- 238000012986 modification Methods 0.000 claims 8
- 230000004048 modification Effects 0.000 claims 8
- 230000008859 change Effects 0.000 description 7
- 230000008030 elimination Effects 0.000 description 6
- 238000003379 elimination reaction Methods 0.000 description 6
- 230000008569 process Effects 0.000 description 6
- 238000005516 engineering process Methods 0.000 description 3
- 230000008901 benefit Effects 0.000 description 2
- 238000001514 detection method Methods 0.000 description 2
- 230000007246 mechanism Effects 0.000 description 2
- 101100119135 Mus musculus Esrrb gene Proteins 0.000 description 1
- 238000000205 computational method Methods 0.000 description 1
- 230000008878 coupling Effects 0.000 description 1
- 238000010168 coupling process Methods 0.000 description 1
- 238000005859 coupling reaction Methods 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 230000004069 differentiation Effects 0.000 description 1
- 238000001914 filtration Methods 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
Abstract
A kind of frequency locking method, an output signal in order to be exported by a frequency locking circuits is locked to a target frequency, comprise: (a) detects an output frequency of this output signal, wherein this output signal produced according to the frequency of oscillation of a controllable type oscillator; B () calculates the frequency difference of this output frequency and this target frequency; C () is according to this frequency difference, utilize a controllable type coefficient adjustment element to provide and adjust a normalization coefficient to predict the gain of this controllable type oscillator and to provide a control signal relevant with this frequency difference to this normalization coefficient, wherein this output frequency follows the product of this gain of this normalization coefficient and this controllable type oscillator relevant; D () controls this controllable type oscillator according to this control signal, make this output frequency approach this target frequency.
Description
Technical field
The present invention has about frequency locking method and frequency locking circuits, is particularly to constantly adjust frequency locking method and the frequency locking circuits that normalization coefficient makes the predetermined product of product Approach by inchmeal one of this normalization coefficient and this oscillator gain.The present invention also has about oscillator gain Forecasting Methodology and oscillator gain prediction circuit.
Background technology
Fig. 1 depicts the frequency locking circuits 100 of known technology.As shown in Figure 1, frequency locking circuits 100 contains frequency detector 101, low pass filter 103, controllable type oscillator 105 and a frequency eliminator 107.Output signal S
outs is outputed signal produce frequency elimination after frequency eliminator 107 frequency elimination after
outf, after frequency elimination, output signal S
outffrequency detector 101 can be transferred into.Frequency detector 101 outputs signal S after comparing frequency elimination
outffrequency and target frequency F
targetdifference after, a control signal CS can be transmitted, control signal CS after low pass filter 103 filtering, can send to controllable type oscillator 105 adjust output signal S
out, to output signal S by after frequency elimination
outfbe locked to target frequency F
target, be also about to output signal S
outbe locked to N F doubly
target(N be frequency eliminator 107 except frequency ratio).
To lock output signal S rapidly
out, the common practice is the frequency range increasing low pass filter 103, or utilizes extra oscillator gain adjuster to obtain the gain of oscillator.The former way can make the noise of low frequency effectively to be suppressed, and has influence on output signal S
outoutput phase noise.The latter's such as United States Patent (USP) of patent No. US6894570 and US6459253 then needs to hold together long correction time, complicated computational methods and the larger circuit of area.
Summary of the invention
Therefore, an object of the present invention is for providing a kind of frequency locking method and the frequency locking circuits that do not affect frequency range.
Another object of the present invention is for providing a kind of frequency locking method and frequency locking circuits of quick lock in.
Another object of the present invention is a kind of provide background mode and perform fast oscillator prediction of gain method and prediction of gain circuit.
One embodiment of the invention disclose a kind of frequency locking method, an output signal in order to be exported by a frequency locking circuits is locked to a target frequency, comprise: (a) detects an output frequency of this output signal, wherein this output signal produced according to the frequency of oscillation of a controllable type oscillator; B () calculates the frequency difference of this output frequency and this target frequency; C () is according to this frequency difference, utilize a controllable type coefficient adjustment element to provide and adjust a normalization coefficient to predict the gain of this controllable type oscillator and to provide a control signal relevant with this frequency difference to this normalization coefficient, wherein this output frequency follows the product of this gain of this normalization coefficient and this controllable type oscillator relevant; D () controls this controllable type oscillator according to this control signal, make this output frequency approach this target frequency.
Another embodiment of the present invention discloses a kind of frequency locking circuits, comprises: a controllable type oscillator, in order to produce an oscillator signal; One frequency detector, in order to detect an output frequency of the output signal produced according to this oscillator signal and to calculate a frequency difference of this output frequency and this target frequency; One controllable type Gain tuning element, in order to provide a normalization coefficient to predict the gain of this controllable type oscillator, and a control signal relevant with this frequency difference to this normalization coefficient is provided, wherein this output frequency follows the product of this gain of this normalization coefficient and this controllable type oscillator relevant; And a controller, adjust this normalization coefficient according to this frequency difference; Wherein this controllable type oscillator adjusts this output frequency according to this control signal and this controller adjusts this normalization coefficient, makes this output frequency approach this target frequency.
Another embodiment of the present invention discloses a kind of oscillator gain Forecasting Methodology, comprises: (a) detects an output frequency of an output signal, and wherein this output signal produced according to a frequency of oscillation of a controllable type oscillator; B () calculates the frequency difference of this output frequency and this target frequency; C () utilizes a controllable type coefficient adjustment element to provide a normalization coefficient, wherein this output frequency follows the product of this gain of this normalization coefficient and this controllable type oscillator relevant; And (d) adjusts this normalization coefficient, and predict the gain of this controllable type oscillator according to the relation of this normalization coefficient and this frequency difference.
Another embodiment of the present invention discloses a kind of oscillator gain prediction circuit, comprises: a controllable type oscillator, in order to produce an oscillator signal; One frequency detector, in order to detect an output frequency of the output signal produced according to this oscillator signal and to calculate the frequency difference of this output frequency and this target frequency; One controllable type Gain tuning element, in order to provide a normalization coefficient, wherein this output frequency follows the product of this gain of this normalization coefficient and this controllable type oscillator relevant; And a controller, adjust this normalization coefficient according to this frequency difference, and predict the gain of this controllable type oscillator according to the relation of this normalization coefficient and this frequency difference.
According to previous embodiment, can when do not increase in advance controllable type oscillator gain prediction circuit and do not change frequency range, the frequency of Fast Correction output signal, obtains the gain of oscillator in background mode simultaneously.And, because detect the mode of controllable type oscillator gain under have employed background mode, target frequency is approached fast except making output frequency, compensated oscillator gain can also produce the situation of drift because of temperature change, and provide whole loop additionally to obtain the fixing advantage of primary Ioops frequency range numerical value, make the relation of loop frequency range and process variation level off to 0.
Accompanying drawing explanation
Fig. 1 depicts the frequency locking circuits of known technology.
Fig. 2 A and Fig. 2 B depicts the frequency locking circuits according to one embodiment of the invention.
Fig. 3 depicts the normalization coefficient control operation schematic diagram shown in Fig. 2.
Fig. 4 depicts the wherein example how adjusting the normalization coefficient shown in Fig. 2.
Fig. 5 (a) and Fig. 5 (b) and Fig. 6 (a) and Fig. 6 (b) depicts in the frequency locking circuits shown in Fig. 2, the execution mode of frequency detector.
[main element label declaration]
100,200 frequency locking circuits 105,201 controllable type oscillators
101,203 frequency detector 103,209 low pass filters
107 frequency eliminator 205 controllable type coefficient adjustment elements
207 controller 208 frequency range adjustment elements
509D D-flip flop 501,503 counter
505 subtracter 507 phase detectors
Embodiment
Some vocabulary is employed to censure specific element in the middle of specification and above-mentioned claim.Person with usual knowledge in their respective areas should understand, and hardware manufacturer may call same element with different nouns.This specification and above-mentioned claim are not used as the mode of distinguish one element from another with the difference of title, but are used as the criterion of differentiation with element difference functionally." comprising " mentioned in the middle of specification and above-mentioned claims is in the whole text an open term, therefore should be construed to " comprise but be not limited to ".In addition, " coupling " word at this is comprise directly any and be indirectly electrically connected means.Therefore, if describe a first device in literary composition to be coupled to one second device, then represent this first device and directly can be electrically connected in this second device, or be indirectly electrically connected to this second device by other device or connection means.
Fig. 2 A depicts the frequency locking circuits 200 according to one embodiment of the invention.As shown in Figure 2 A, frequency locking circuits 200 contains controllable type oscillator 201, frequency detector 203, controllable type coefficient adjustment element 205 and a controller 207.Oscillator 201 is in order to produce an output signal S
out.Frequency detector 203 is in order to detect output signal S
outan output frequency (F
o) and calculate output frequency and target frequency F
targetfrequency difference Δ f.It is noted that, this embodiment is directly as output signal S using the oscillator signal of controllable type oscillator 201 generation
outexplain, but output signal S
outalso after oscillator signal can being carried out frequency elimination produce (frequency eliminator 107 in such as Fig. 1).This type of change all should be within the scope of the present invention.
Controllable type coefficient adjustment element 205 is in order to provide a normalization coefficient (normalizationfactor)
(its gain is K to coordinate controllable type oscillator 201
dCO) adjustment output frequency.Controller 207 adjusts normalization coefficient according to frequency difference Δ f
in this embodiment, frequency detector 203 successively detects the frequency difference of the output frequency after adjustment and target frequency, and controller 207 controls controllable type coefficient adjustment element 205 successively to increase and decrease normalization coefficient
and then the control signal CS of adjustment controllable type oscillator 201, make output frequency F
oapproach target frequency F gradually
target(that is, make
and K
dCOproduct be 1).Frequency locking circuits 200 also can comprise a low pass filter 209, to make the control signal being sent to oscillator 201 more stable.
Below by the operation of the frequency locking circuits 200 shown in further explanatory drawings 2A.Output frequency in Fig. 2 can be expressed as follows row identity (1):
identity (1)
Wherein, f
o, nthe output frequency representing this cycle, f
o, n-1the output frequency representing the last cycle, f
targetrefer to target frequency.
the coefficient representing controllable type coefficient adjustment element 205, and K
dCOfor the gain of controllable type oscillator 201.From identity (1), if can adjust
be K
dCOinverse, then can by output frequency f after a compare cycle
o, nbe locked to target frequency f
target.
Fig. 3 depicts the operation chart of the frequency locking circuits shown in Fig. 2 A.From identity (1):
(f
target-f
1)＝err
1
(f
target-f
2)＝err
2
(f
target-f
n-1)＝err
n-1
According to Fig. 3, when initial output frequency f being detected
1with target frequency f
targetthere is frequency difference err
1time, just normalization coefficient can be adjusted to
produce new output frequency f
2, this output frequency f
2with target frequency f
targetdifference can specific output frequency f
1with target frequency f
targetdifference come few.And if output frequency f
2with target frequency f
targetstill have frequency difference err
2time, normalization coefficient can be adjusted to
produce new output frequency f
3, this output frequency f
3with target frequency f
targetdifference can specific output frequency f
2with target frequency f
targetdifference come few.By that analogy, can adjust always
until output frequency is with target frequency f
targetidentical or between difference be less than a predetermined value (the changeable minimum frequency of controlled oscillator is poor) till.That is, be successively adjust output frequency, make it little by little approach target frequency value and also will
locking becomes 1.Also adjust continuously in an embodiment
revise the variation of oscillator gain in operating process.It is noted that, although in this example be by
be locked into 1, but also can be set to and be locked into other predetermined product, those skilled in the art can understand, and so equally can reach the function of approaching target frequency.
And in one embodiment, be whether change (that is output frequency is greater than or less than target frequency) according to polarity, decide
amount to how to adjust, as shown in following Fig. 4.
Fig. 4 depicts the wherein example how adjusting the controllable factor adjustment element shown in Fig. 2 A and Fig. 2 B, it comprises following steps:
Step 401
Detect the difference of output frequency and target frequency.
Step 403
Whether determination frequency difference is less than or equal to a predetermined value, if then represent that output frequency is locked to target frequency, therefore arrives step 413.Then enter step 405 if not and carry out down-stream.
Step 405
Do you judge that polarity changes? if so, namely represent
adjust excessive, therefore arrive step 407 and downgraded.If not, then represent
also can increase again with close to target frequency, therefore arrive step 409 and increased.
Step 407
Will
be adjusted to the last time
deduct
1/2 of adjustment amount.
Step 409
Will
be adjusted to the last time
add
1/2 of adjustment amount.
Step 411
According to new
upgrade output frequency.
Step 413
Terminate.
It is noted that, in the flow chart shown in Fig. 4, can not step 403 and step 413 be comprised.That is, can constantly repeat 401,405,407,409 and 411 and constantly by frequency approaches must output frequency, allow output frequency maintain one always and be worth more accurately.
Flow chart shown in Fig. 4 can simplify as following frequency locking method: (a) detects an output frequency of this output signal, and wherein this output signal produced according to the frequency of oscillation of a controllable type oscillator; B () calculates the frequency difference of this output frequency and this target frequency; C () is according to this frequency difference, utilize a controllable type coefficient adjustment element to provide and adjust a normalization coefficient to predict the gain of this controllable type oscillator and to provide a control signal relevant with this frequency difference to this normalization coefficient, wherein this output frequency follows the product of this gain of this normalization coefficient and this controllable type oscillator relevant; D () controls this controllable type oscillator according to this control signal, make this output frequency approach this target frequency.。It is noted that, normalization coefficient variable value each time, not by the restriction of abovementioned steps 407 and 409, its variable value can be the value that a predetermined value or other mathematical expression are calculated.
By previous embodiment, except aforesaid frequency locking method, also can obtain an oscillator gain Forecasting Methodology, it can comprise the following step: (a) detects an output frequency of an output signal, and wherein this output signal produced according to a frequency of oscillation of a controllable type oscillator; B () calculates the frequency difference of this output frequency and this target frequency; C () utilizes a controllable type coefficient adjustment element to provide a normalization coefficient, wherein this output frequency follows the product of this gain of this normalization coefficient and this controllable type oscillator relevant; And (d) adjusts this normalization coefficient, and predict the gain of this controllable type oscillator according to the relation of this normalization coefficient and this frequency difference.
This oscillator gain Forecasting Methodology performs by the circuit shown in Fig. 2 A.That is, when frequency detector 203 detects output frequency F
owith target frequency F
targetfrequency difference after, can this information be sent to controller 207, due to controller 207 be also responsible for normalization coefficient
adjustment, therefore can know normalization coefficient
with the relation of frequency difference.And by constantly adjustment
and according to aforementioned identity (1), the gain of controllable type oscillator 201 can be doped.The mechanism that frequency locking circuits 200 shown in Fig. 2 A also can comprise adjustment frequency range is shown.As shown in Figure 2 B, frequency locking circuits 200 further comprises a frequency range adjustment element 208, its in this embodiment, frequency range adjustment element 208 is between controllable type coefficient adjustment element 205 and low pass filter 207, but also can be positioned at other position.Frequency range adjustment element 208 in order in the middle of frequency lock procedure (even if also output frequency approaches target frequency gradually), can provide a dynamic frequency range, makes frequency locking circuits 200 more flexible in Frequency Locking with the process of adjustment normalization coefficient.Frequency range adjustment element 208 can be realized by multiple circuit or element, for example, when process signal be digital signal time, can be a scaler (scaler), and if analog signal time, can be a current mirror (currentmirror).The mechanism of this adjustment frequency range, independent of controllable type coefficient adjustment element, can allow the adjustment of circuit more flexible.
Fig. 5 and Fig. 6 depicts in the frequency locking circuits shown in Fig. 2, the execution mode of frequency detector.Figure (a) in Fig. 5 is that use two counter 501,503 utilizes target frequency F respectively
targetsignal and there is output frequency F
ooutput signal count, then calculate its difference via subtracter 505.Wherein Count
targetthe count value representing counter 501, Count
oSCbeing the count value representing counter 503, by comparing this two count value, target frequency F can being learnt
targetwith output frequency F
odifference.Figure (b) in Fig. 5 is that the detection of use one phase detectors 507 has target frequency F
targetsignal and output signal produce and represent the signal Q of its phase relation
aand Q
bafter, then with the output Q of D flip-flop 509 by phase detectors 507
aand Q
bdigitlization forms the signal only having Lead and Lag.Figure (a) in Fig. 6 represents to utilize integrator to follow phase-detection, finds out phase error afterwards in multiple time cycle.Figure (b) in Fig. 6 represents the phase impulse ErrPulse of phase difference with integrator and digital quantizer service time (timetodigitalconverter, TDC) this ErrPulse is described as the form of a numerical digit.It is noted that, Fig. 5 and Fig. 6 is only in order to citing, and unrestricted the present invention.And the oscillator in Fig. 2 can be a numerically-controlled oscillator (digitallycontroloscillator), it can add voltage controlled oscillator to implement by digital analog converter.Or add numerically-controlled oscillator to implement that more exact figure controls oscillator with triangular integration modulator.
According to previous embodiment, can when do not increase in advance controllable type oscillator gain prediction circuit and do not change frequency range, the frequency of Fast Correction output signal, obtains the gain of oscillator in background mode simultaneously.So-called background mode refers in frequency locking process, pins normalization coefficient simultaneously.And, because detect the mode of controllable type oscillator gain under have employed background mode, target frequency is approached fast except making output frequency, compensated oscillator gain can also produce the situation of drift because of temperature change, and provide whole loop additionally to obtain the fixing advantage of primary Ioops frequency range numerical value, make the relation of loop frequency range and process variation level off to 0.
The foregoing is only preferred embodiment of the present invention, all equalizations done according to the claims in the present invention scope change and modify, and all should belong to covering scope of the present invention.
Claims (26)
1. a frequency locking method, is locked to a target frequency in order to the output signal exported by a frequency locking circuits, comprises:
A () detects an output frequency of this output signal, wherein this output signal produced according to the frequency of oscillation of a controllable type oscillator;
B () calculates the frequency difference of this output frequency and this target frequency;
C () is according to this frequency difference, utilize a controllable type coefficient adjustment element to provide and adjust a normalization coefficient to predict the gain of this controllable type oscillator and to provide a control signal relevant with this frequency difference to this normalization coefficient, wherein this output frequency follows the product of this gain of this normalization coefficient and this controllable type oscillator relevant;
D () controls this controllable type oscillator according to this control signal, make this output frequency approach this target frequency.
2. frequency locking method according to claim 1, wherein this step (b) successively judges the frequency difference of this output frequency after adjusting and this target frequency, and (c) step should successively increase and decrease this normalization coefficient, make the predetermined product of product Approach by inchmeal one of this normalization coefficient and this oscillator gain, according to being somebody's turn to do (c) and (d) step successive adjustment, this output frequency is made to approach this target frequency gradually.
3. frequency locking method according to claim 2, wherein this step (c) comprises:
Increase with a predetermined value or reduce this normalization coefficient, with make this normalization coefficient gradually with this predetermined product of product Approach by inchmeal of this oscillator gain.
4. frequency locking method according to claim 3, wherein reduces the predetermined ratio that this normalization coefficient system reduces last normalization coefficient knots modification, and increases the predetermined ratio that this normalization coefficient system increases last normalization coefficient knots modification.
5. frequency locking method according to claim 4, wherein this predetermined ratio is 1/2.
6. frequency locking method according to claim 2 should (c) step be wherein allow the product Approach by inchmeal 1 of this normalization coefficient and this oscillator gain.
7. frequency locking method according to claim 1, also comprises:
In the middle of frequency lock procedure, provide a dynamic frequency range.
8. a frequency locking circuits, comprises:
One controllable type oscillator, in order to produce an oscillator signal;
One frequency detector, in order to detect an output frequency of the output signal produced according to this oscillator signal and to calculate a frequency difference of this output frequency and a target frequency;
One controllable type Gain tuning element, in order to provide a normalization coefficient to predict the gain of this controllable type oscillator, and a control signal relevant with this frequency difference to this normalization coefficient is provided, wherein this output frequency follows the product of this gain of this normalization coefficient and this controllable type oscillator relevant; And
One controller, adjusts this normalization coefficient according to this frequency difference;
Wherein this controllable type oscillator adjusts this output frequency according to this control signal and this controller adjusts this normalization coefficient, makes this output frequency approach this target frequency.
9. frequency locking circuits according to claim 8, wherein this frequency detector successively judges this frequency difference of this output frequency after adjusting and this target frequency, and this controller controls this controllable type Gain tuning element successively to increase and decrease this normalization coefficient, make the predetermined product of product Approach by inchmeal one of this normalization coefficient and this oscillator gain, make this output frequency approach this target frequency gradually.
10. frequency locking circuits according to claim 9, wherein this controllable type Gain tuning element increases with a predetermined value or reduces this normalization coefficient, to make the predetermined product of product Approach by inchmeal one of this normalization coefficient and this oscillator gain.
11. frequency locking circuits according to claim 10, wherein reducing this normalization coefficient is the predetermined ratio reducing last normalization coefficient knots modification, and to increase this normalization coefficient be the predetermined ratio increasing last normalization coefficient knots modification.
12. frequency locking circuits according to claim 11, wherein this predetermined ratio is 1/2.
13. frequency locking circuits according to claim 9, wherein this controller allows the product Approach by inchmeal 1 of this normalization coefficient and this oscillator gain.
14. frequency locking circuits according to claim 8, also comprise:
One frequency range adjustment element, in order in the middle of frequency lock procedure, provides a dynamic frequency range.
15. 1 kinds of oscillator gain Forecasting Methodologies, comprise:
A () detects an output frequency of an output signal, wherein this output signal produced according to a frequency of oscillation of a controllable type oscillator;
B () calculates the frequency difference of this output frequency and target frequency;
C () utilizes a controllable type coefficient adjustment element to provide a normalization coefficient, wherein this output frequency follows the product of this gain of this normalization coefficient and this controllable type oscillator relevant; And
D () adjusts this normalization coefficient, and predict the gain of this controllable type oscillator according to the relation of this normalization coefficient and this frequency difference.
16. oscillator gain Forecasting Methodologies according to claim 15, wherein this step (b) successively judges the frequency difference of this output frequency after adjusting and this target frequency, and (d) step should successively increase and decrease this normalization coefficient, make the predetermined product of product Approach by inchmeal one of this normalization coefficient and this oscillator gain, predict the gain of this controllable type oscillator.
17. oscillator gain Forecasting Methodologies according to claim 16, wherein this step (d) comprises:
Increase with a predetermined value or reduce this normalization coefficient, with make this normalization coefficient gradually with the predetermined product of product Approach by inchmeal one of this oscillator gain.
18. oscillator gain Forecasting Methodologies according to claim 17, wherein reducing this normalization coefficient is the predetermined ratio reducing last normalization coefficient knots modification, and to increase this normalization coefficient be the predetermined ratio increasing last normalization coefficient knots modification.
19. oscillator gain Forecasting Methodologies according to claim 18, wherein this predetermined ratio is 1/2.
20. oscillator gain Forecasting Methodologies according to claim 16, wherein should (d) step be allow normalization coefficient gradually with the product Approach by inchmeal 1 of this oscillator gain.
21. 1 kinds of oscillator gain prediction circuits, comprise:
One controllable type oscillator, in order to produce an oscillator signal;
One frequency detector, in order to detect an output frequency of the output signal produced according to this oscillator signal and to calculate the frequency difference of this output frequency and target frequency;
One controllable type Gain tuning element, in order to provide a normalization coefficient, wherein this output frequency follows the product of this gain of this normalization coefficient and this controllable type oscillator relevant; And
One controller, adjusts this normalization coefficient according to this frequency difference, and predicts the gain of this controllable type oscillator according to the relation of this normalization coefficient and this frequency difference.
22. oscillator gain prediction circuits according to claim 21, wherein this frequency detector successively judges the frequency difference of this output frequency after adjusting and this target frequency, and this controller controls this controllable type Gain tuning element successively to increase and decrease this normalization coefficient, make the predetermined product of product Approach by inchmeal one of this normalization coefficient and this oscillator gain, predict the gain of this controllable type oscillator.
23. oscillator gain prediction circuits according to claim 22, wherein this controllable type Gain tuning element increases with a predetermined value or reduces this normalization coefficient, to make the inverse of this this controllable type oscillator gain of coefficient Approach by inchmeal.
24. oscillator gain prediction circuits according to claim 23, wherein reducing this normalization coefficient is the predetermined ratio reducing last normalization coefficient knots modification, and to increase this normalization coefficient be the predetermined ratio increasing last normalization coefficient knots modification.
25. oscillator gain prediction circuits according to claim 24, wherein this predetermined ratio is 1/2.
26. oscillator gain prediction circuits according to claim 21, wherein this controller by normalization coefficient gradually with the product Approach by inchmeal 1 of this oscillator gain.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201110179838.8A CN102857219B (en) | 2011-06-29 | 2011-06-29 | Frequency locking method and circuit, oscillator gain Forecasting Methodology and circuit thereof |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201110179838.8A CN102857219B (en) | 2011-06-29 | 2011-06-29 | Frequency locking method and circuit, oscillator gain Forecasting Methodology and circuit thereof |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN102857219A CN102857219A (en) | 2013-01-02 |
| CN102857219B true CN102857219B (en) | 2016-01-20 |
Family
ID=47403467
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201110179838.8A Expired - Fee Related CN102857219B (en) | 2011-06-29 | 2011-06-29 | Frequency locking method and circuit, oscillator gain Forecasting Methodology and circuit thereof |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN102857219B (en) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103259517A (en) * | 2013-05-20 | 2013-08-21 | 百利通电子(上海)有限公司 | Capacitor type touch circuit and capacitor detection method thereof |
| CN114205003B (en) * | 2021-12-09 | 2023-10-20 | 北京邮电大学 | Fast and slow loop combined feedback control system and method for locking signal light and local oscillation optical frequency difference signal of optical fiber link |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6894570B2 (en) * | 2003-03-28 | 2005-05-17 | Holtek Semiconductor Inc. | Fast frequency locking method and architecture realized by employing adaptive asymmetric charge-pump current mechanism |
| CN101272142A (en) * | 2008-05-20 | 2008-09-24 | 曹秀娟 | Frequency synthesizer |
| CN101572544A (en) * | 2008-04-30 | 2009-11-04 | 财团法人工业技术研究院 | Full digital phase-locked loop and method for adjusting bandwidth thereof |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7928779B2 (en) * | 2009-06-17 | 2011-04-19 | Integrated Device Technology, Inc. | Methods and apparatuses for incremental bandwidth changes responsive to frequency changes of a phase-locked loop |
-
2011
- 2011-06-29 CN CN201110179838.8A patent/CN102857219B/en not_active Expired - Fee Related
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6894570B2 (en) * | 2003-03-28 | 2005-05-17 | Holtek Semiconductor Inc. | Fast frequency locking method and architecture realized by employing adaptive asymmetric charge-pump current mechanism |
| CN101572544A (en) * | 2008-04-30 | 2009-11-04 | 财团法人工业技术研究院 | Full digital phase-locked loop and method for adjusting bandwidth thereof |
| CN101272142A (en) * | 2008-05-20 | 2008-09-24 | 曹秀娟 | Frequency synthesizer |
Also Published As
| Publication number | Publication date |
|---|---|
| CN102857219A (en) | 2013-01-02 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN205195691U (en) | Phase locked loop circuit | |
| US20130154695A1 (en) | Phase lock loop with adaptive loop bandwidth | |
| US10243572B2 (en) | Hybrid phase locked loop having wide locking range | |
| CN101764608B (en) | Bit-by-bit approaching delay phase-locked loop circuit and method for regulating input clock signal | |
| CN106253883A (en) | Device and method for measuring jitter built in chip | |
| US7501900B2 (en) | Phase-locked loop bandwidth calibration | |
| US8410836B2 (en) | Phase locked loop | |
| JP2019186928A (en) | Fast settling ramp generation using phase-locked loop | |
| CN102857219B (en) | Frequency locking method and circuit, oscillator gain Forecasting Methodology and circuit thereof | |
| JP2022543418A (en) | Digital Controller for High Performance Multiphase VRMs with Current Balancing and Near-Ideal Transient Response | |
| US20090224838A1 (en) | Automatic Calibration Lock Loop Circuit and Method Having Improved Lock Time | |
| US11784650B2 (en) | Calibration method, calibration device and multi-phase clock circuit | |
| US7595699B1 (en) | Look loop circuit and method having improved lock time | |
| Zhao et al. | Self-organizing approximation-based control for higher order systems | |
| US11705912B2 (en) | Digital phase locked loop tracking | |
| Garcia et al. | Output feedback model-based control of uncertain discrete-time systems with network induced delays | |
| KR101145316B1 (en) | Semiconductor device and operating method thereof | |
| US9800251B2 (en) | Loop parameter sensor using repetitive phase errors | |
| US6369625B1 (en) | Phase locked loop circuit | |
| KR20140032590A (en) | Delay-time control circuit of controlling delay time and controll method thereof | |
| KR20130097963A (en) | All digital phase locked loop and method of controlling phase locking for all digital | |
| US9729156B2 (en) | Supply device for supplying an electronic circuit | |
| US8775491B2 (en) | Method and apparatus for reducing signal edge jitter in an output signal from a numerically controlled oscillator | |
| US9337851B2 (en) | Phase locked loop circuit equipped with unity gain bandwidth adjustment | |
| US6924680B2 (en) | DLL circuit for stabilization of the initial transient phase |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20160120 Termination date: 20210629 |
|
| CF01 | Termination of patent right due to non-payment of annual fee |