CN102833032A - Receiver with high-efficiency memory management function - Google Patents

Receiver with high-efficiency memory management function Download PDF

Info

Publication number
CN102833032A
CN102833032A CN2011101577065A CN201110157706A CN102833032A CN 102833032 A CN102833032 A CN 102833032A CN 2011101577065 A CN2011101577065 A CN 2011101577065A CN 201110157706 A CN201110157706 A CN 201110157706A CN 102833032 A CN102833032 A CN 102833032A
Authority
CN
China
Prior art keywords
group
code word
decoding
memory
ecc
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN2011101577065A
Other languages
Chinese (zh)
Inventor
R·奥伦
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Siano Mobile Silicon Ltd
Original Assignee
Siano Mobile Silicon Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Siano Mobile Silicon Ltd filed Critical Siano Mobile Silicon Ltd
Priority to CN2011101577065A priority Critical patent/CN102833032A/en
Publication of CN102833032A publication Critical patent/CN102833032A/en
Pending legal-status Critical Current

Links

Images

Abstract

The invention relates to a receiver with a high-efficiency memory management function. A method comprises the following steps of: receiving a plurality of error correction code (ECC) words, wherein each code word comprises a plurality of data words which are allocated in several groups of data words, each group comprises corresponding data words from different code words and is independently encoded by using a low density parity check (LDPC) code; performing LDPC code decoding on each group, and only memorizing at least some of the groups in which the LDPC code decoding is successful in the memory; and processing the groups memorized in the memory to realize the ECC decoding on the code words.

Description

Receiver with storage administration efficiently
Technical field
The present invention relates in general to communication control processor, and particularly, relates to the method and system that in receiver, is used for storage administration efficiently.
Background technology
The digital broadcasting technology is used to provide multiple business, and is stipulated with multiple standards.For example, in China, a kind of standard code that is known as China Mobile multimedia broadcasting (CMMB) mobile TV and multimedia broadcasting.For example; The transmission plan that meets the CMMB system is defined in the title of promulgation on October 24th, 2006 among the standard GY/T 220.1-2006 of " People's Republic of China's radio, film and television industry standard---CMMB part 1: the frame structure of broadcast channel, chnnel coding and modulation ", and said standard is included in this paper by integral body by reference.Other examples are DVB (DVB) standard families, such as digital satellite video broadcast standards (DVB-S), second generation digital satellite video broadcast standards (DVB-S2) and DVB-H (DVB-H).
Various reception techniques are used to receiving digital broadcast emission (transmission).For example, United States Patent (USP) 7,856,587 have described the method for a kind of storage from the DVB-H data of DVB-H data burst.This method comprises: the erasure (erasure) in the recognition data burst; And, the non-erasure data (non-erasure data) in the data burst are stored in the memory location that the script in the memory is used to store erasure.
Summary of the invention
One embodiment of the invention described herein provide a kind of method of accepting a plurality of error correcting codes (ECC) code word that comprises.Each code word comprises a plurality of data words, and said a plurality of data words are assigned in the multi-group data word.Each group comprises the respective data word from a plurality of different code words, and wherein each group utilizes low-density checksum (LDPC) sign indicating number to be encoded individually.Each group is carried out the decoding of LDPC sign indicating number, and in memory, only store in the successful group of LDPC sign indicating number decoding at least some.Group through processing is stored in the memory comes a plurality of code words are carried out ECC decoding.
In some embodiments, carry out ECC decoding and comprise: the data word that will belong to the group of LDPC sign indicating number decoding failure is reported as erasure, and carries out ECC decoding based on the erasure of being reported.In a disclosed embodiment, if the data word of K at least in any given ECC code word is errorless, then this any given ECC code word all is decodable; And storage sets comprises, storage comprises after the subclass from the group of K data word of each code word in memory, stops the storage to said group.In one embodiment, accept code word and comprise that the receiver that carries the signal of communication of code word from reception accepts code word; And, stop to store and be included in after the subclass of having stored said group in the memory, at least one hardware element of receiver is not worked.
In another embodiment, LDPC sign indicating number decoding is included as the group of having deciphered and produces and decipher successfully indication accordingly, and storage sets comprises successfully indicating based on said decoding and selects to organize and selected group is stored in the memory.
In yet another embodiment; Storage sets comprises the mapping between the relevant position of the group in the position that is defined in the group in the memory and the code word; And carry out ECC decoding and comprise based on said mapping arrangement group again, and handle institute's group of arrangement again with the position in the coupling code word.In one embodiment, arrangement group again comprises the form of the reconstruction code word of confirming ECC, is positioned on the corresponding position organize described in the said reconstruction code word, and wherein carries out ECC decoding and comprise the reconstruction code word is deciphered.
In an embodiment again, storage sets comprises each group is stored in the row of predetermined number of table, makes each row of this table comprise the data word that belongs to corresponding ECC code word.In one embodiment, accepting code word comprises according to China Mobile multimedia broadcasting (SMMB) standard and receives the signal of communication that carries said code word.
According to one embodiment of the invention, a kind of device that comprises memory and decoding circuit system is provided also.The decoding circuit system is configured to: accept a plurality of ECC code words; Wherein each code word comprises a plurality of data words; Said a plurality of data word is assigned in the multi-group data word, and each group comprises the respective data word from a plurality of different code words, and wherein each group utilizes the LDPC sign indicating number to be encoded individually; Each group is carried out the decoding of LDPC sign indicating number; In memory, only store at least some in the successful group of LDPC sign indicating number decoding; And, come said a plurality of code words are carried out ECC decoding through the group that processing is stored in the memory.
According to one embodiment of the invention, a kind of device that comprises receiver, memory and decoding circuit system is provided also.Receiver is configured; Carry the signal of communication of a plurality of error correcting codes (ECC) code word with reception; Wherein each code word comprises a plurality of data words; Said a plurality of data word is assigned among the multi-group data word, and each group all comprises the respective data word from a plurality of different code words, and wherein each group all utilizes the LDPC sign indicating number to be encoded individually.The decoding circuit system is configured to each group is carried out the decoding of LDPC sign indicating number; In memory, only store at least some in the successful group of LDPC sign indicating number decoding; And, come a plurality of code words are carried out ECC decoding through the group that processing is stored in the memory.
Description of drawings
From below in conjunction with the detailed description of accompanying drawing to embodiment of the present invention, will more completely understand the present invention, in said accompanying drawing:
Fig. 1 is the calcspar that schematically shows according to a kind of digital broadcast communications system of one embodiment of the invention;
Fig. 2 is the diagrammatic sketch that schematically shows according to the process of the storage administration in the receiver of a kind of digital broadcast communications system of one embodiment of the invention; And
Fig. 3 is the flow chart that schematically shows according to a kind of method of reseptance of one embodiment of the invention.
Embodiment
General introduction
In some communication systems, transmitter uses two kinds of different error correcting codes (ECC) on two dimensions, the emission data to be encoded.In the CMMB system, for example, transmitter utilizes low-density checksum (LDPC) sign indicating number that data are encoded, and the LDPC code word set is stored in the table of bytes with row formula (column-wise).Each LDPC code word occupies the one or more corresponding row in this table.Then, transmitter utilizes Read-Solomon (RS) sign indicating number that each row in this table is encoded, and the RS code word that is generated is emitted to receiver.Receiver is to LDPC sign indicating number and the decoding of RS sign indicating number, thus the extraction data.
Embodiment of the present invention described herein, the method and system that is provided in such receiver, carrying out storage administration efficiently.In some embodiments, receiver comprises memory and decoding circuit system, and said decoding circuit system comprises ldpc decoder and RS decoder.As long as other bytes are marked as erasure, the RS decoder just can only use the errorless byte of K<N code word that the RS code word of N byte is deciphered.
The decoding circuit system uses ldpc decoder that the LDPC code word is deciphered, and the LDPC code word that will decipher is stored in the table of bytes of memory with the row formula.In some embodiments, the decoding circuit system only stores in table and deciphers the LDPC code word of having deciphered successfully.Usually, ldpc decoder produces successfully indication, and this is successfully indicated with high likelihood and points out which LDPC code word by decoding success, and said decoding circuit system decides which LDPC code word of having deciphered of storage based on these indications.In addition, the decoding circuit system only stored the LDPC code word of decoding success continuously before filling up K tabular.The LDPC code word subsequently and the LDPC code word of decoding failure are dropped.
In this stage, each row of said table is preserved K byte from corresponding RS code word.Because the filling of this table only is the LDPC code word of decoding success, thus these bytes known be errorless.The decoding circuit system provides K store byte of each RS code word for the RS decoder, and is erasure with other byte report.(in some embodiments, the decoding circuit system is to K store byte reformatting, and for example, through inserting pseudo-data (dummy data), the erasure mark advanced the RS code word of N byte.The RS code word of this N byte is provided for the RS decoder then.) explain that as top under these conditions, the RS decoder can be to RS code word decoding success.
Method and system described herein makes that the decoding circuit system can be to RS sign indicating number decoding success, in memory, only stores K byte in the RS code word of each N byte simultaneously.The successful indication of LDPC is used to guarantee that the byte of being stored is errorless.Therefore, technology disclosed herein makes memory capacity reduce greatly.In some embodiments, after filling up K tabular, some receiver hardware are switched off, thereby have reduced the power consumption of receiver.
System description
Fig. 1 is the calcspar of schematically illustrated digital broadcast communications system 20 according to one embodiment of the invention.In system 20, transmitter (TX) 24 is with data---for example the data of DTV, multimedia or any other suitable type---is broadcast to a plurality of receivers (RX) 28.Although Fig. 1 for the sake of clarity only shows a receiver 28, in real life, said system generally includes a plurality of receivers.
A certain standard or agreement that system 20 transmits according to definition are usually operated.In this example, system 20 operates according to above-mentioned CMMB standard.Yet in some alternate embodiment, technology disclosed herein is used with other suitable standards.Receiver 28 can be used in various types of host computer systems; For example be used in mobile communication terminal such as cell phone, mobile computing device such as notebook computer or PDA(Personal Digital Assistant), STB, perhaps in the communication equipment of any other suitable type, computing equipment or other main frames.
In this example, receiver 28 comprises antenna 32, and said antenna receives radio frequency (RF) signal from transmitter 24.The RF signal that is received is received machine front end (RX FE) 36 and handles.Said RX FE down-converts to base band with the RF signal usually, and makes the baseband signal digitlization.Said RX FE also carries out some functions usually, such as filtering and gain controlling.Demodulator 38 is the digital baseband signal demodulation, and produces the bit sequence by said signal transmitted.
The position of having encoded is by 40 decodings of decoding circuit system.The decoding circuit system is deciphered in order to two kinds of different error correcting codes (ECC) that the emission data are encoded said transmitter.In this example, the CMMB prescribed by standard, transmitter 24 uses low-density checksum (LDPC) sign indicating number and uses Read-Solomon (RS) sign indicating number that data are encoded then, and is as will be explained below.
Decoding circuit system 40 comprises the ldpc decoder 44 that the LDPC sign indicating number is deciphered.Said ldpc decoder will be deciphered output and be stored in the memory 48.52 pairs of RS sign indicating numbers of RS decoder are deciphered.The output of RS decoder 52 is provided the output as the decoding circuit system.Said output can be provided to for example host computer system (not shown).The operation of the various elements of control unit 56 control decoding circuit systems 40, and other elements of receiver control 28 possibly.In some embodiments, decoding circuit system 40 only stores the successful data of LDPC decoding in memory 48.This technology (it will be explained hereinafter in further detail) makes the capacity of memory 48 significantly reduce.
The configuration of the receiver 28 shown in Fig. 1 is a kind of exemplary configuration, purely for for the purpose of the clear concept and illustrate.In some alternate embodiment, can use any other suitable receiver configuration.For example, substitute and use RS, can use any other suitable ECC.For the sake of clarity, optional receiver element omits from figure concerning the disclosed technology of herein interpreted.The different elements of receiver 28, the especially element of decoding circuit system 40 can or use the combination of hardware and software element to implement through software, hardware.
In one embodiment, whole receiver all is to use the Circuits System that is deployed on the single semiconductor grain (die) to implement.Perhaps, can use one or more field programmable gate arrays (FPGA), application-specific integrated circuit (ASIC) (ASIC), RF IC (RFIC) or any other suitable components type to implement the receiver element.Memory 48 can comprise the solid-state memory of any suitable type, for example random-access memory (ram).
In some embodiments, control unit 56 comprises general processor, and said general processor is programmed in software to carry out functions more described herein.Said software can be downloaded to processor by electronic form---for example via network---, and perhaps it alternately or additionally is provided and/or is stored on the non-transient state tangible medium, for example magnetic memory, optical memory or electrical storage.
As stated, transmitter 24 uses the LDPC sign indicating number and uses the RS sign indicating number that the given data subject of launching is encoded subsequently.In some embodiments, transmitter uses LDPC that data are encoded, thereby produces the LDPC code word of one group of equidimension.Said transmitter with said LDPC code word according to row ascending order, be stored in the table 60 with the row formula.Each table element is preserved the information of a byte.Table 60 is determined size, makes each LDPC code word be mapped to the tabular of an integer number.Said then transmitter uses RS to come each row of his-and-hers watches 60 to encode, to produce corresponding RS code word.Table 60 is known as interleaver (interleaver) sometimes.Further details about interleave process and cataloged procedure can find in above-mentioned CMMB standard.
In a typical embodiment, table 60 has 240 row.The K that transmitter fills up said table with the LDPC code word is listed as, and K byte of each row encoded to produce 240-K redundancy bytes.The operator scheme that depends on transmitter, K can change.Each row of table 60 comprises a K data bytes and 240-K redundancy bytes, forms the RS code word of 240 bytes.Depend on operator scheme, the acceptable value of K is 176,192,224 or 240.(when K=240, omit the RS coding.Therefore technology disclosed herein is primarily aimed at other K value.)
Depend on operator scheme, the mode that the LDPC code word maps to the row of table 60 also changes.Depend on said pattern, indumentum is divided into the subclass of the equidimension of row.Each subclass comprises one or more row of storing corresponding LDPC code word.Subclass in the table (LDPC code word) number and thus the columns of each subclass depend on operator scheme and decide.In a kind of pattern, for example, per two row form corresponding LDPC code word, always have 120 LDPC code words in the then whole table.In another pattern, per eight row form corresponding LDPC code word, always have 30 LDPC code words in the then whole table.Median also is supported.No matter which kind of operator scheme, each LDPC code word all comprises 9216.Thereby the size of row becomes according to said pattern.
In other words, each RS code word comprises a plurality of bytes.These bytes are assigned in a plurality of byte groups, make each byte group comprise the respective byte from a plurality of different code words.Each byte group is encoded separately with LDPC, to produce corresponding LDPC code word.Although embodiment described herein relates to the byte group, technology disclosed herein can use any other suitable data word to be implemented, and each data word all comprises the position or even the single position of any desirable number.In embodiment described herein, each byte group all comprises the respective subset from the byte of all RS code words, i.e. the respective subset of tabular.
Behind the RS coding of LDPC coding that executes the row formula and line, transmitter 24 produces the RF signal that carries coded data, and this signal is emitted to receiver 28.Normally with the ascending sort of the row of table 60, promptly a LDPC code word is followed another LDPC code word to the order of emission.
Decipher the successfully storage administration efficiently of indication based on LDPC
Receiver 28 receives the signal from transmitter 24, and LDPC sign indicating number and RS sign indicating number are deciphered, and launches data thereby extract.In some embodiments, through in memory, only storing the row of the successful table 60 of LDPC decoding, the decoding circuit system 40 in the receiver 28 utilizes memory 48 efficiently.In addition, in some embodiments, the decoding circuit system K of storage list row only in memory 48 are promptly only stored K byte of each RS code word.These K byte is known as part RS code word at this.
As shown in Figure 1, memory 48 is preserved the table of bytes 64 with K row.In a typical flow, control unit 56 is only stored LDPC and is deciphered preceding K row successfully in table 64.Unit 56 reports to RS decoder 52 with other row as erasure.The RS decoder is designed to just only successfully the RS sign indicating number decipher based on the K that does not comprise a mistake byte as long as other bytes are reported as erasure.Thereby the RS decoder can successfully be deciphered part RS code word, even they only comprise K errorless byte.This technology makes the decoding circuit system can in table 64, only store the K row in 240 row that received, thereby makes it possible to reduce considerably the capacity of memory 48.
In some embodiments, when 44 pairs of given LDPC code words of ldpc decoder (corresponding to the one or more corresponding row in the table 60) when deciphering, whether successful boolean indicates in ldpc decoder output decoding.These indications are known as LDPC in this article and successfully indicate.Control unit 56 determines whether storage or abandons this code word based on the successful indication of the given LDPC code word of having deciphered.
Usually, unit 56 uses single position to represent that said LDPC successfully indicates for each LDPC code word.When each LDPC code word was stored in the respective subset of row of table 64, control unit was preserved the single position of each subclass.In CMMB instance as herein described, control unit uses 30-120 the said LDPC of bit representation successfully to indicate.
Said LDPC successfully indicates normally highly reliable.For a typical ldpc decoder, declare that by error the probability of decoding success is about 10-20, perhaps lower usually, this is insignificant in practical application.K the byte of therefore, being stored for each RS code word in the very possible table 64 is errorless really.Therefore, RS decoder 52 can be deciphered part RS code word, and each RS code word all only comprises K errorless byte, because other bytes are reported as erasure.
Fig. 2 is the diagrammatic sketch of the process of the schematically illustrated storage administration in the receiver 28 of system 20 according to one embodiment of the invention.In this example, per two row of table 60 are encoded to produce corresponding LDPC code word.The upper diagram of Fig. 2 has illustrated the emission data, and concentrated first three the LDPC code word that is marked as 68A-68C that illustrates.
Consider following a kind of situation, wherein ldpc decoder 44 is successfully deciphered the first and the 3rd LDPC code word (68A and 68C), but fails LDPC code word 68B is deciphered.Therefore, ldpc decoder is to LDPC code word 68A and successfully indication of 68C output " true (TURE) ", to successfully indication of LDPC code word 68B output " false (FALSE) ".
The bottom graph of Fig. 2 has illustrated by unit 56 and has been stored in the data in the memory 48.Successfully indicate in response to LDPC, unit 56 decision storage code word 68A abandon code word 68B, and storage code word 68C.It should be noted that code word 68C follows code word 68A closely and is stored in the row.This process continues, and preserves K/2 its decoding is reported as success by ldpc decoder LDPC code word until the K of table 64 row.Other LDPC code word (the LDPC code word of decoding failure and the LDPC code word after the code word of preceding K/2 decoding success) is dropped.
When this process finished, each row of the table 64 in the memory 48 was preserved K errorless byte of corresponding RS code word.Yet, it should be noted that the byte location in the row of table 64 can be different with the true byte location in the RS code word, because some intermediary bytes is dropped.Usually, control unit 56 is kept at byte location and the mapping between the byte location in the RS code word in the row of table 64.
When providing part RS code word to RS decoder 52, control unit is arranged the byte of each RS code word usually again, thereby with them the decoder to RS is provided with correct continuous order (sequential order).Control unit reads the given row of table 64 usually, for each byte that is dropped is inserted the erasure mark, and with continuous order said byte and erasure mark is offered RS decoder 52.Therefore, for each RS code word (table 64 each row), RS decoder 52 is provided with K errorless byte and for 240-K erasure mark of remaining byte.
In some embodiments, although dispensable, control unit can carry out decompress(ion) to K errorless byte of each RS code word, thereby produces the N byte RS code word of full-scale (full-size).Control unit is positioned at said K errorless byte in the full-scale N byte codeword according to the correct byte location of K byte in the RS code word usually.Control unit can insert pseudo-data in remaining byte location (byte except said K errorless byte).Perhaps, can use the erasure mark to replace pseudo-data.Based on such information, the RS decoder can successfully be deciphered the RS sign indicating number.Even it is individual that memory 48 is only preserved 240 K that received in the tabular, still can realize successful RS decoding.
Fig. 3 is the flow chart of schematically illustrated a kind of method of reseptance according to one embodiment of the invention.This method starts from receiving step 72, and receiver 28 receives given LDPC code word.In LDPC decoding step 76,44 pairs of LDPC code words of ldpc decoder are deciphered.
Successfully verifying step 80, whether the decoding that control unit 56 is verified the LDPC code word is successful.Usually, in case to the LDPC codeword decoding, then control unit is just verified and is successfully indicated by the LDPC that ldpc decoder produced.If success, then at storing step 84, control unit 56 is stored in the LDPC code word of being deciphered in next available row of table 64 of memory 48.Otherwise, also promptly,, then abandoning step 88 if ldpc decoder fails the LDPC code word is deciphered, control unit abandons this code word.In this case, control unit is an erasure with the type flags of this LDPC code word.
Verify step 90 at the terminal, whether all K row of control unit verification table 64 all are filled.If be not filled, then this method skips back to top step 72, is used to receive next LDPC code word and this next LDPC code word is deciphered.If table 64 is full, then the control unit initialization is to the process of the decoding of RS code word.It should be noted that in this stage, some LDPC code words are not deciphered yet, this means that some received data are not used in the RS decoding.Said data are considered to unnecessary, because for each RS code word K errorless byte is provided.Abandon redundant data and reduced memory 48 needed capacity.
For part RS code word (row of table 64) is deciphered, in rearrangement step 94, the K row of control unit 56 his-and-hers watches 64 are arranged again, and in erasure markers step 98, insert 240-K erasure mark representing the row that abandon.In RS decoding step 102, RS decoder 52 is deciphered part RS code word based on said erasure mark.The said data of having deciphered are provided as output.
As stated, preceding K the LDPC code word of not having after misrepresenting at table 64 is considered to unnecessary.Thereby in some embodiments, in case fill up the K row of table 64, control unit 56 can make some hardware cease operation of receiver, thereby has saved electric energy.For example, control unit can make some or all cease operation in RX FE 36, demodulator 38, ldpc decoder 44 and/or any other the suitable hardware.
Above-described embodiment relates to the RS code word, and said RS code word comprises the byte of being assigned among a plurality of byte groups, and each group all comprises the respective byte from a plurality of different RS code words, and each group all pass through LDPC and encoded individually.Yet common disclosed technology can use the ECC code word of other kinds that comprise any desired size code word to carry out.The ECC code word is assigned among the multi-group data word, makes each group all comprise the respective data word from a plurality of ECC code words, and each group all utilizes LDPC to be encoded individually.In memory, only store the successful group of LDPC decoding, and use these to organize the ECC code word is deciphered.
Thereby, should be understood that above-described embodiment is cited through the mode of instance, and the invention is not restricted to the content that preceding text specifically illustrate and describe.But scope of the present invention comprises that the combination of the described various characteristics of preceding text and son combine, and those of ordinary skills are reading thinkable and undocumented in the prior art variant and remodeling after preceding description.The text of in present patent application, including in through reference is considered to the application's an obligato part; Only if any term in these texts of including in with this specification in the clear and definite or implicit conflicting mode of making of definition limit the then only definition in this specification of considered.

Claims (19)

1. method comprises:
Accept a plurality of error correcting codes (ECC) code word; Wherein each code word comprises a plurality of data words; Said a plurality of data word is assigned among the multi-group data word; Each group comprises the corresponding data word from a plurality of different code words, and wherein each group utilizes low-density checksum (LDPC) sign indicating number to be encoded individually;
Each group is carried out the decoding of LDPC sign indicating number, and in memory, only store in the successful group of LDPC sign indicating number decoding at least some; And
Group through processing is stored in the said memory comes said a plurality of code words are carried out ECC decoding.
2. method according to claim 1, wherein carry out ECC decoding and comprise: the data word that will belong to the group of LDPC sign indicating number decoding failure is reported as erasure, and carries out ECC decoding based on the erasure of being reported.
3. method according to claim 1, if the data word of K at least in wherein any given ECC code word is errorless, then this any given ECC code word all is decodable; And wherein storage sets is included in the memory storage and comprises after the subclass from the group of K data word of each code word, stops the storage to said group.
4. method according to claim 3 is wherein accepted code word and is comprised that the receiver that carries the signal of communication of code word from reception accepts code word; And, wherein stop to store after the subclass that is included in the memory said group of storage, at least one hardware element of said receiver is not worked.
5. method according to claim 1 is wherein carried out LDPC sign indicating number decoding and is included as the group of having deciphered and produces decipher accordingly successfully and indicate; And wherein storage sets comprises successfully indicating based on said decoding and selects group and selected group be stored in the said memory.
6. method according to claim 1, wherein storage sets comprises the mapping between the relevant position of the group in the position that is defined in the group in the said memory and the said code word; And wherein carry out ECC decoding and comprise based on said mapping arrangement group again mating the position in the said code word, and handle institute's group of arrangement again.
7. method according to claim 6, wherein arrangement group again comprises the form of the reconstruction code word of confirming ECC, is positioned on the corresponding position in group described in the said reconstruction code word; And wherein carry out ECC decoding and comprise said reconstruction code word is deciphered.
8. method according to claim 1, wherein storage sets comprises each group is stored in the row of predetermined number of table, makes each row of this table comprise the data word that belongs to corresponding ECC code word.
9. method according to claim 1 is wherein accepted code word and is comprised according to China Mobile multimedia broadcasting (CMMB) standard and receive the signal of communication that carries said code word.
10. device comprises:
Memory; And
The decoding circuit system; It is configured to: accept a plurality of error correcting codes (ECC) code word; Wherein each code word comprises a plurality of data words; Said a plurality of data word is assigned in the multi-group data word, and each group comprises the respective data word from a plurality of different code words, and wherein each group utilizes low-density checksum (LDPC) sign indicating number to be encoded individually; Each group is carried out the decoding of LDPC sign indicating number; In memory, only store at least some in the successful group of LDPC sign indicating number decoding; And, come said a plurality of code words are carried out ECC decoding through the group that processing is stored in the memory.
11. device according to claim 10, wherein said decoding circuit system is configured, and is reported as erasure with the data word of the group that will belong to LDPC sign indicating number decoding failure, and carries out ECC decoding based on the erasure of being reported.
12. according to the device of claim 10, if the data word of K at least in wherein any given ECC code word is errorless, then this any given ECC code word all is decodable; And wherein said decoding circuit system is configured in memory storage and comprises after the subclass from the group of K data word of each code word, stops the storage to said group.
13. device according to claim 12, wherein said decoding circuit system is configured to: the receiver that carries the signal of communication of said code word from reception is accepted code word; And, in memory, after said group the subclass of storage, at least one hardware element of said receiver is not worked.
14. device according to claim 10, wherein said decoding circuit system is configured: decipher successfully indication accordingly for the group of having deciphered produces, successfully indicate based on said decoding and select to organize, and selected group is stored in the said memory.
15. device according to claim 10; Wherein said decoding circuit system is configured: be defined in the mapping between the relevant position of position and the group in the said code word of the group in the said memory; Again arrange said group mating the position in the said code word based on said mapping, and carry out ECC and decipher through handling group that institute arranges again.
16. according to the device of claim 15, wherein said decoding circuit system is configured: confirm the form of the reconstruction code word of ECC, be positioned on the corresponding position in group described in the said reconstruction code word; And, through said reconstruction codeword decoding being carried out ECC decoding.
17. device according to claim 10, wherein said decoding circuit system is configured, and in the row with the predetermined number that each group is stored in table, makes each row of this table comprise the data word that belongs to corresponding ECC code word.
18. device according to claim 10 is wherein accepted said code word according to China Mobile multimedia broadcasting (CMMB) standard in signal of communication.
19. a device comprises:
Receiver; It is configured to and receives the signal of communication that carries a plurality of error correcting codes (ECC) code word; Wherein each code word comprises a plurality of data words; Said a plurality of data word is assigned among the multi-group data word, and each group comprises the respective data word from a plurality of different code words, and wherein each group utilizes low-density checksum (LDPC) sign indicating number to be encoded individually;
Memory; And
The decoding circuit system, it is configured: each group is carried out the decoding of LDPC sign indicating number; In memory, only store at least some in the successful group of LDPC sign indicating number decoding; And, come a plurality of code words are carried out ECC decoding through the group that processing is stored in the memory.
CN2011101577065A 2011-06-13 2011-06-13 Receiver with high-efficiency memory management function Pending CN102833032A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN2011101577065A CN102833032A (en) 2011-06-13 2011-06-13 Receiver with high-efficiency memory management function

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN2011101577065A CN102833032A (en) 2011-06-13 2011-06-13 Receiver with high-efficiency memory management function

Publications (1)

Publication Number Publication Date
CN102833032A true CN102833032A (en) 2012-12-19

Family

ID=47336016

Family Applications (1)

Application Number Title Priority Date Filing Date
CN2011101577065A Pending CN102833032A (en) 2011-06-13 2011-06-13 Receiver with high-efficiency memory management function

Country Status (1)

Country Link
CN (1) CN102833032A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN108073469A (en) * 2016-11-18 2018-05-25 爱思开海力士有限公司 For the data mapping scheme of Universial Product Code

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101013931A (en) * 2006-11-27 2007-08-08 北京创毅视讯科技有限公司 Method and apparatus for channel coding and interleaving in mobile media broadcast
CN101107804A (en) * 2005-01-19 2008-01-16 高通股份有限公司 Power saving method for coded transmission
US20080225819A1 (en) * 2007-03-12 2008-09-18 Samsung Electronics Co., Ltd. System and method for processing wireless high definition video data using a shortened last codeword
CN101873142A (en) * 2010-06-04 2010-10-27 杭州国芯科技股份有限公司 CMMB receiver decoding method
CN101882973A (en) * 2010-06-04 2010-11-10 杭州国芯科技股份有限公司 Decoding method for CMMB receiver

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101107804A (en) * 2005-01-19 2008-01-16 高通股份有限公司 Power saving method for coded transmission
CN101013931A (en) * 2006-11-27 2007-08-08 北京创毅视讯科技有限公司 Method and apparatus for channel coding and interleaving in mobile media broadcast
US20080225819A1 (en) * 2007-03-12 2008-09-18 Samsung Electronics Co., Ltd. System and method for processing wireless high definition video data using a shortened last codeword
CN101873142A (en) * 2010-06-04 2010-10-27 杭州国芯科技股份有限公司 CMMB receiver decoding method
CN101882973A (en) * 2010-06-04 2010-11-10 杭州国芯科技股份有限公司 Decoding method for CMMB receiver

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN108073469A (en) * 2016-11-18 2018-05-25 爱思开海力士有限公司 For the data mapping scheme of Universial Product Code
CN108073469B (en) * 2016-11-18 2021-06-25 爱思开海力士有限公司 Data mapping scheme for generic product codes

Similar Documents

Publication Publication Date Title
EP2768146B1 (en) Apparatus and method for transmitting and receiving data in communication/broadcasting system
CN109075799B (en) Coding and decoding method and device for Polar codes
CN101902230B (en) Receiving apparatus, receiving method and receiving system
US10277249B2 (en) Method and apparatus for channel encoding and decoding in a communication system using a low-density parity check code
CN101127710A (en) Method and device for non-repetitive package transmission
US8788922B2 (en) Error correction codes for incremental redundancy
CN111066252B (en) Method and apparatus for processing LDPC coded data
EP2482464A1 (en) Encoding apparatus, decoding apparatus, encoding method, decoding method, and communication system
CN111835463B (en) Transmitter and division method thereof
US8335970B2 (en) Encoder/decoder with unfolding error correction
KR102287635B1 (en) Bit interleaver for 256-symbol mapping and low density parity check codeword with 16200 length, 3/15 rate, and method using the same
CN112235000B (en) Transmitting apparatus and receiving apparatus
CN111711513A (en) Transmitter and additional parity generating method thereof
US9628112B2 (en) Apparatus and method for length and rate variable LDPC encoder and decoder using shortening set allocator
US8255757B2 (en) Apparatus and method for error correction in mobile wireless applications incorporating erasure table data
CN102611463A (en) Cascade coding and decoding system and method of multi-system low-density parity check code
KR102287639B1 (en) Bit interleaver for 256-symbol mapping and low density parity check codeword with 16200 length, 4/15 rate, and method using the same
KR102287630B1 (en) Bit interleaver for 16-symbol mapping and low density parity check codeword with 16200 length, 3/15 rate, and method using the same
KR101967884B1 (en) Apparatus and method for transmitting and receiving packet in broadcasting and communication system
US10992320B2 (en) Communication method and system with on demand temporal diversity
CN102833032A (en) Receiver with high-efficiency memory management function
US8705648B2 (en) Diversity schemes for 2-D encoded data
US20120027122A1 (en) Apparatus and method for encoding a signal
US7856587B2 (en) Memory reduction in DVB-H applications
CN101882973B (en) Decoding method for CMMB receiver

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
WD01 Invention patent application deemed withdrawn after publication

Application publication date: 20121219

WD01 Invention patent application deemed withdrawn after publication