CN102799465B - Virtual interrupt management method and device of distributed virtual system - Google Patents

Virtual interrupt management method and device of distributed virtual system Download PDF

Info

Publication number
CN102799465B
CN102799465B CN201210223025.9A CN201210223025A CN102799465B CN 102799465 B CN102799465 B CN 102799465B CN 201210223025 A CN201210223025 A CN 201210223025A CN 102799465 B CN102799465 B CN 102799465B
Authority
CN
China
Prior art keywords
virtual
interrupt pin
physical node
local
distributed
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201210223025.9A
Other languages
Chinese (zh)
Other versions
CN102799465A (en
Inventor
王海波
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Beijing zhongnongxinda Information Technology Co.,Ltd.
Original Assignee
Huawei Technologies Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Huawei Technologies Co Ltd filed Critical Huawei Technologies Co Ltd
Priority to CN201210223025.9A priority Critical patent/CN102799465B/en
Publication of CN102799465A publication Critical patent/CN102799465A/en
Priority to PCT/CN2013/070591 priority patent/WO2014000437A1/en
Application granted granted Critical
Publication of CN102799465B publication Critical patent/CN102799465B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46Multiprogramming arrangements
    • G06F9/48Program initiating; Program switching, e.g. by interrupt
    • G06F9/4806Task transfer initiation or dispatching
    • G06F9/4812Task transfer initiation or dispatching by interrupt, e.g. masked
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/44Arrangements for executing specific programs
    • G06F9/455Emulation; Interpretation; Software simulation, e.g. virtualisation or emulation of application or operating system execution engines
    • G06F9/45533Hypervisors; Virtual machine monitors
    • G06F9/45558Hypervisor-specific management and integration aspects
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/44Arrangements for executing specific programs
    • G06F9/455Emulation; Interpretation; Software simulation, e.g. virtualisation or emulation of application or operating system execution engines
    • G06F9/45533Hypervisors; Virtual machine monitors
    • G06F9/45558Hypervisor-specific management and integration aspects
    • G06F2009/45579I/O management, e.g. providing access to device drivers or storage

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Stored Programmes (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Debugging And Monitoring (AREA)

Abstract

The invention provides a virtual interrupt management method and a device of a distributed virtual system. The method comprises the following steps: a virtual basic input/output system (BIOS) module establishes the connection between a global virtual interrupt pin and an interrupt pin of a virtual peripheral component interconnect (PCI) device in an advanced configuration and power interface (ACPI) table, wherein any of the global virtual interrupt pins corresponds to the interrupt pins of one or more virtual PCI devices on the same physical node; the operating system of the virtual machine acquires the ACPI table, and operates the command that the global virtual interrupt pin in the ACPI table sets a target virtual central processing unit (CPU) according to the ACPI table; and the distributed virtual machine monitor intercepting the command determines the physical node of the local virtual interrupt pin corresponding to the global virtual interrupt pin according to the distributed interrupt pin information, and preserves the correspondence between the local virtual interrupt pin and the target vCPU according to the command, wherein the target vCPU is used for processing interrupt on the local virtual interrupt pin.

Description

The virtual interrupt management method of distributed virtualization system and device
Technical field
The embodiment of the present invention relates to computer technology, particularly relates to a kind of virtual interrupt management method and device of distributed virtualization system.
Background technology
As shown in Figure 1A, under non-virtualized environment, each peripheral component interconnect (PeripheralComponent Interconnect, be called for short PCI) equipment Dev1, Dev2 ... .Devn, need to transmit after completing the one action of oneself and once interrupt going teaching process system, this is by the interrupt pin of this PCI equipment connection to interruptable controller being realized, such as, be connected to the interrupt pin of IO Advanced Programmable Interrupt Controllers APICs (I/O Advanced Programmable Interrupt Controller is called for short IO-APIC).When system starts, Basic Input or Output System (BIOS) (Basic input/output System, be called for short BIOS) by writing advanced configuration and power-management interface (AdvancedConfiguration and Power Interface in internal memory, be called for short ACPI) mode shown, inform the information of all PCI equipment to operating system, comprise the annexation of the interrupt pin of all PCI equipment self and the interrupt pin of interruptable controller.After os starting, the interrupt pin of this PCI equipment is set, the interrupt delivery of this PCI equipment is processed to a physical cpu of specifying.Wherein, ACPI table can be differentiation system description list (Differentiated System Description Table is called for short DSDT) table.
Under distributed virtualization environment, distributed virtual machine monitor (Distributed VirtualMachine Monitor is called for short DVMM) also needs the interruption annexation simulating virtual PCI device.First, device model (the Device Model of each physical node under distributed virtualization environment, be called for short DM) when an establishment virtual PCI device, can be this virtual PCI device distribution bus Bus and device number Device, and determine the interrupt pin Intx of this virtual PCI device self.Secondly, when starting virtual machine, subjunctive BIOS (Virtual Basic Input/Output System, be called for short vBIOS) can show by the ACPI in internal memory the Intx interrupt pin that teaching process system equipment number is the virtual PCI device of Device, which be connected on the overall virtual interrupt pin of overall virtual I O Advanced Programmable Interrupt Controllers APICs (Virtual I/OAdvanced Programmable Interrupt Controller is called for short vIO-APIC).Finally, the interrupt pin number of virtual PCI device that connects for overall virtual interrupt pin that virtual machine is simulated in overall vIO-APIC of DVMM.
In existing distributed virtualization system, an overall virtual interrupt pin of a virtual machine may be connected in the interrupt pin of the virtual PCI device in several physical nodes, as shown in Figure 1B, in certain physical node, device number and interrupt pin number are (0,1) in the interrupt pin of virtual PCI device and another physical node, device number and interrupt pin number are that the interrupt pin of the virtual PCI device of (8,0) is connected on No. 17 overall virtual interrupt pin of certain virtual machine simultaneously.So when carry out of operating system to No. 17 overall virtual interrupt pin is arranged, the DVMM running setting command intercepts operating system to after the setting operation of No. 17 overall virtual interrupt pin, need to send packet to multiple physical node, with to the interrupt pin of all virtual PCI device being connected to No. 17 overall virtual interrupt pin, such as (0,1) and (8,0) synchronously arrange, send the synchronous packet arranged.When of virtual machine arranges after instruction intercepted and captured, its next instruction can have been simulated in a upper instruction and to be just performed afterwards, so it is longer to simulate this time used arranging instruction, the travelling speed of virtual machine is slower.And simulate one and instruction is set needs synchronously to arrange between multiple node, the time of cost is longer, and synchronous operation between this different physical node can make a big impact to virtual machine performance.
Summary of the invention
The embodiment of the present invention provides a kind of virtual interrupt management method and device of distributed virtualization system, in order to solve in existing distributed virtualization system, because the virtual PCI device in several physical nodes is connected to the defect that same overall virtual interrupt pin causes performance to reduce.
On the one hand, the embodiment of the present invention provides a kind of virtual interrupt management method of distributed virtualization system, comprising:
The subjunctive BIOS module of virtual machine sets up the annexation of the interrupt pin of overall virtual interrupt pin and the interconnected PCI equipment of virtual peripherals in advanced configuration and power-management interface ACPI are shown, wherein, described overall virtual interrupt pin is the one or more interrupt pin on virtual interrupt pin controller, and any one in described overall virtual interrupt pin is corresponding to the interrupt pin of one or more described virtual PCI device belonging to same physical node; Described virtual interrupt pin controller is for the operating system of described virtual machine provides;
The operating system of described virtual machine obtains described ACPI and shows, and shows according to described ACPI, operates to the instruction of the overall virtual interrupt pin Offered target virtual center processing unit vCPU in described ACPI table;
Intercept the distributed virtual machine monitor of described instruction, the physical node at the local virtual interrupt pin place that described overall virtual interrupt pin is corresponding is determined according to distributed interrupt pinout information, described local virtual interrupt pin to be positioned on physical node and for simulating described overall virtual interrupt pin, described distributed interrupt pinout information comprises the annexation of the interrupt pin of overall virtual interrupt pin and virtual PCI device, and the virtual PCI device that comprises of each physical node and local virtual interrupt pin;
Distributed virtual machine monitor on the physical node at described local virtual interrupt pin place, the corresponding relation of described local virtual interrupt pin and described target vCPU is preserved according to described instruction, wherein, described target vCPU is for the treatment of the interruption in described local virtual interrupt pin.
On the other hand, the embodiment of the present invention provides a kind of virtual interrupt management devices of distributed virtualization system, comprises virtual machine and multiple distributed virtual machine monitor be deployed on different physical node.
Described virtual machine, comprising: subjunctive BIOS module and operating system;
Described subjunctive BIOS module, for setting up the annexation of the interrupt pin of overall virtual interrupt pin and virtual PCI device on described virtual machine in ACPI table, any one in wherein said overall virtual interrupt pin is corresponding to the interrupt pin of one or more described virtual PCI device belonging to same described physical node;
Described operating system, showing for obtaining described ACPI, showing according to described ACPI, operates to the instruction of the overall virtual interrupt pin Offered target vCPU in described ACPI table, the first distributed virtual machine monitor in described multiple distributed virtual machine monitor, for intercepting and capturing the instruction of described operating system Offered target vCPU, the physical node at the local virtual interrupt pin place that described overall virtual interrupt pin is corresponding is determined according to distributed interrupt pinout information, described local virtual interrupt pin to be positioned on described physical node and for simulating described overall virtual interrupt pin, described distributed interrupt pinout information comprises the annexation of the interrupt pin of overall virtual interrupt pin and virtual PCI device, and the local virtual interrupt pin that the virtual PCI device that comprises of each physical node and each physical node described are responsible for,
The second distributed virtual machine monitor in described multiple distributed virtual machine monitor, for preserving the corresponding relation of described local virtual interrupt pin and described target vCPU according to described instruction, described second distributed virtual machine monitor is the distributed virtual machine monitor on the physical node at described local virtual interrupt pin place.
The virtual interrupt management method of the distributed virtualization system that the embodiment of the present invention provides and device, local virtual interrupt pin on the corresponding same physical node of an overall virtual interrupt pin in subjunctive BIOS module write ACPI table, namely an overall virtual interrupt pin goes simulation by the local virtual interrupt pin on same physical node, thus, operating system is when arranging this overall virtual interrupt pin, do not need to send the synchronous packet arranged to different nodes, improve the performance of distributed virtualization system.
Accompanying drawing explanation
The PCI device interrupt link composition under non-virtualized environment that Figure 1A provides for prior art;
The virtual PCI device under distributed virtualization environment that Figure 1B provides for prior art interrupts link composition;
A kind of distributed virtualization structure that Fig. 2 provides for the embodiment of the present invention;
The virtual interrupt pin management method process flow diagram of a kind of distributed virtualization system that Fig. 3 provides for the embodiment of the present invention;
The virtual PCI device that Fig. 4 provides for the embodiment of the present invention interrupts link composition;
The virtual interrupt pin management method process flow diagram of the another kind of distributed virtualization system that Fig. 5 provides for the embodiment of the present invention;
The virtual interrupt pin management method process flow diagram of another distributed virtualization system that Fig. 6 provides for the embodiment of the present invention;
The virtual interrupt pin management structure schematic diagram of a kind of distributed virtualization system that Fig. 7 provides for the embodiment of the present invention.
Embodiment
Intel Virtualization Technology is a kind of by the decoupling method of bottom hardware equipment and upper strata operating system, separate, it introduces monitor of virtual machine (Virtual Machine Monitor, being called for short VMM) layer directly manages bottom hardware resource, and the virtual machine that establishment is irrelevant with bottom hardware (Virtual Machine is called for short VM) keeps supplying layer operation system and application program uses.Virtual machine does not have real physical equipment, needs, with software simulation interruptable controller and physical equipment, to form virtual interrupt controller and virtual unit.Before os starting, subjunctive BIOS writes ACPI table in the internal memory distributing to affiliated virtual machine.After os starting, can be arranged by instruction and use virtual unit.VMM, after these instructions intercepting operating system, arranges virtual unit or operating physical equipment in analog according to the instruction of operating system, and analog result is returned to virtual machine.
Distributed virtualization technology is a kind of by the resource from multiple stage physical machine, be reassembled into the technology of a virtual machine in a virtual manner, namely the virtual hardware of distributed virtual machine is distributed in different node, in order that use the hardware device on different node.A kind of distributed virtualization structure that Fig. 2 provides for the embodiment of the present invention.Distributed virtualization framework as shown in Figure 2 comprises VM layer, DVMM layer and physical node layer.Each physical node comprises the hardware resources such as processor, internal memory, disk, network interface card and peripheral hardware.Each physical node is all deployed with a DVMM, and when creating a virtual machine, the DVMM be deployed on each physical node can at the virtual hardware equipment of physical node needed for virtual machine creating affiliated separately.Virtual machine, in section at the same time, runs based on a physical node.DVMM mainly comprises that CPU is virtual, internal memory virtualization and the three large modules such as I/O is virtual, has reached the physical resource polymerization being polymerized to approach with virtual resource.Wherein I/O is virtual can simulate the PCI equipment under non-virtualized environment and interrupt syndeton.When os starting being on a virtual machine installed and running when initialization and use hardware resource, DVMM can not allow all these action direct controls on physical hardware, but responsive access behavior can be intercepted and captured, and this access behavior is modeled to the access to virtual hardware, final is that agency goes to operate real physical hardware with virtual hardware, ensure that the correctness that isolation between different virtual machine and virtual machine use hardware resource.DVMM layer directly manages local bottom hardware resource, and is mutually cooperated with the DVMM on other nodes by the mode of network service, makes virtual machine have the ability of cross-node access resources.Particularly, after the distributed virtual machine monitor of a node intercepts and captures the instruction of VME operating system, first to judge virtual hardware (comprising the pin of virtual interrupt controller) operated by this instruction is at which node, then the operation that will carry out is sent to this node by communication module and goes simulation, such as, send to virtual hardware is set or real physical equipment corresponding to operation virtual hardware goes simulation.
The virtual interrupt pin management method process flow diagram of a kind of distributed virtualization system that Fig. 3 provides for the embodiment of the present invention.The virtual PCI device that Fig. 4 provides for the embodiment of the present invention interrupts link composition.As shown in Figure 4, the virtual interrupt controller that VM provides is overall vIO-APIC, interrupt pin on overall situation vIO-APIC is called overall virtual interrupt pin, the overall virtual interrupt controller that virtual OS only has VM to provide to it, the interrupt pin of each virtual PCI device is connected on an overall virtual interrupt pin on overall virtual interrupt controller.The virtual interrupt controller that DVMM on each physical node provides is local vIO-APIC, interrupt pin on the vIO-APIC of local is called local virtual interrupt pin, simulate overall virtual interrupt pin by the local virtual interruptable controller on each physical node, the interrupt pin of each virtual PCI device is connected to a local virtual interrupt pin on local virtual interruptable controller.A physical node has multiple virtual PCI device, and a virtual PCI device can have multiple interrupt pin, and virtual PCI device also can be connected to the multiple local virtual interrupt pin on the vIO-APIC of local.Pci bus belonging to the virtual PCI device registration that DM module creates in for each physical node number and device number, the device number Unified number of the virtual PCI device on all physical nodes, the local virtual interrupt pin on the local vIO-APIC on each physical node can be numbered separately.The interrupt structure that VM provides to VME operating system is, the annexation of the overall virtual interrupt pin on the virtual interrupt pin of the virtual PCI device that this VM comprises and overall vIO-APIC.And the interrupt structure being deployed in the DVMM on a physical node and providing is, the annexation of the local virtual interrupt pin on the local vIO-APIC that the interrupt pin of the virtual PCI device that this physical node comprises and this physical node manage.Such as, in the interrupt structure that virtualizing operating systems is known, device number is that the Intx interrupt pin of the virtual PCI device of Device is connected on the overall virtual interrupt pin of in overall vIO-APIC No. gsi; And to be the interrupt structure that the physical node at the virtual PCI device place of Device is preserved at device number be, device number is that the Intx interrupt pin of the virtual PCI device of Device is connected in the local virtual interrupt pin of xth number in the vIO-APIC of local, namely, on physical node, simulate the overall virtual interrupt pin of in overall vIO-APIC No. gsi by the local virtual interrupt pin of xth in the vIO-APIC of local number.When VME operating system will go to arrange certain overall virtual interrupt pin, DVMM can intercept and capture this operation, and be modeled to this overall virtual interrupt pin is set in the physical node of specifying, described physical node of specifying is the local virtual interrupt pin place physical node being connected to this overall virtual interrupt pin.
As shown in Figure 3, the method that the present embodiment provides comprises:
Step 31: the subjunctive BIOS module of virtual machine sets up the annexation of the interrupt pin of overall virtual interrupt pin and virtual PCI device in ACPI table, wherein, described overall virtual interrupt pin is the one or more interrupt pin on virtual interrupt pin controller, and any one in described overall virtual interrupt pin is corresponding to the interrupt pin of one or more described virtual PCI device belonging to same physical node; Described virtual interrupt pin controller is for the operating system of described virtual machine provides;
Described ACPI can be write the virtual memory of virtual machine by the subjunctive BIOS module of distributed virtualization system.After ACPI table write virtual memory, VME operating system can obtain ACPI table from internal memory, can know on which the virtual interrupt pin which virtual PCI device which overall virtual interrupt pin is connected on according to ACPI table.In all annexations of ACPI table record, any one overall virtual interrupt pin is connected to the interrupt pin of the one or more virtual PIC equipment on same physical node.That is, the virtual PCI device on different physical node can not be connected on an identical overall virtual interrupt pin.Therefore, achieve same overall virtual interrupt pin and go simulation by the local virtual interrupt pin on a physical node.Such as, be that the Intx interrupt pin of the virtual PCI device of Device is connected on the overall virtual interrupt pin of in overall vIO-APIC No. gsi by device number, show above-mentioned annexation at ACPI and can be expressed as (virtual PCI device Device, interrupt pin Intx, overall virtual interrupt pin number gsi).
As shown in Figure 4, No. 10 overall virtual interrupt pin of overall situation vIO-APIC is connected to the Intx3 interrupt pin of virtual PCI device vDEV12 on the Intx1 interrupt pin of virtual PCI device vDEV11 on NODE1 node and NODE1 node, and No. 20 overall virtual interrupt pin of overall vIO-APIC is connected to the Intx1 interrupt pin of virtual PCI device vDEV22 on the Intx1 interrupt pin of virtual PCI device vDEV21 on NODE2 node and NODE2 node.Can know from above-mentioned annexation, No. 10 overall virtual interrupt pin of overall vIO-APIC is connected to the virtual PCI device on NODE1 node, and No. 20 overall virtual interrupt pin of overall vIO-APIC is connected to the virtual PCI device on NODE2 node.
The method of the interrupt pin on the virtual PCI device making an overall virtual interrupt pin be connected on same physical node has multiple.Preferably, all overall virtual interrupt pins are divided into multiple mutually disjoint subset by subjunctive BIOS module, during local virtual interrupt pin on mapping physical node, the interrupt pin of all PCI equipment of same physical node is mapped in a subset.Therefore, in ACPI table, the interrupt pin of all PCI equipment of a physical node is connected in a subset.Such as, on No. 0 physical node, the device number of virtual PCI device is between 0 ~ 10, on No. 1 physical node, the device number of virtual PCI device is between 11 ~ 13, on No. 2 physical nodes, the device number of virtual PCI device is between 14 ~ 16, ..., on No. 7 nodes, the device number of virtual PCI device is between 29 ~ 31, and the interruption stitch (i.e. all PCI device interrupt stitch of No. 0 node) of 0 ~ No. 10 PCI equipment can be direct-connected to 16 ~ No. 26 vIO-APIC stitch; The interruption stitch (i.e. all PCI device interrupt stitch of No. 1 node) of 11 ~ No. 13 PCI equipment can be direct-connected to 27 ~ No. 29 vIO-APIC stitch; The interruption stitch (i.e. all PCI device interrupt stitch of No. 7 nodes) of 29 ~ No. 31 PCI equipment can be direct-connected to 45 ~ No. 47 vIO-APIC stitch.0 ~ No. 15 stitch of vIO-APIC is as specific use.If all overall virtual interrupt pins are divided into multiple mutually disjoint subset, after the interrupt pin of all PCI equipment of physical node correspondence is in a subset, operating system once can arrange all overall virtual interrupt pin in this subset, and do not need to arrange these overall virtual interrupt pins several times, because the local virtual interrupt pin simulating these overall virtual interrupt pins is on same physical node.Thus, the performance of virtual machine can be improved.
Alternatively, the interrupt pin of all virtual PCI device on a physical node also can be all connected to same overall virtual interrupt pin by subjunctive BIOS module, the corresponding overall virtual interrupt pin of all local virtual interrupt pin namely in ACPI table on a physical node.
Step 32: the operating system of virtual machine obtains described ACPI and shows, and shows according to described ACPI, operates to the instruction of the overall virtual interrupt pin Offered target vCPU in described ACPI table.
The virtual PCI device that the operating system of virtual machine connects according to overall virtual interrupt pin in APCI table, determine to process the destination virtual central processing unit (VirtualCentral Processing Unit is called for short vCPU) that each overall virtual interrupt pin interrupts.Such as, the virtual PCI device that a global interrupt pin in APCI table connects is virtual mouse, the target vCPU of the interruption of this virtual PCI device of process can be set to multiple vCPU by VME operating system, and the virtual PCI device that another global interrupt pin in APCI table connects is virtual hard disk, the target vCPU of the interruption of this virtual PCI device of process can be set to a vCPU by VME operating system.During the vCPU that the overall virtual interrupt pin of VME operating system set handling one interrupts, send to overall virtual interrupt controller and arrange instruction, this arranges instruction and by which vCPU is processed for arranging the interruption that overall virtual interrupt pin produces.
It should be noted that, each overall virtual interrupt pin in APCI table needs Offered target vCPU, can be process one by one, also can be batch processing, in following examples, for the ease of understanding, be specifically that one of them overall virtual interrupt pin arranges vCPU to illustrate for single, those skilled in the art are appreciated that in each step of following examples completely, also can carry out identical process for the whole overall virtual interrupt pin in APCI table simultaneously.
Step 33: the distributed virtual machine monitor intercepting described instruction, the physical node at the local virtual interrupt pin place that described overall virtual interrupt pin is corresponding is determined according to distributed interrupt pinout information, described local virtual interrupt pin to be positioned on physical node and for simulating described overall virtual interrupt pin, described distributed interrupt pinout information comprises the annexation of the interrupt pin of overall virtual interrupt pin and virtual PCI device, and the virtual PCI device that comprises of each physical node and local virtual interrupt pin.
Following distributed interrupt pinout information can be recorded: Yi Zhongshi in the storage system of distributed virtualization system, the annexation of the interrupt pin of virtual PCI device on each overall virtual interrupt pin and physical node, this annexation show with ACPI in annexation identical.Another kind is, the virtual PCI device that each physical node comprises and local virtual interrupt pin.Distributed interrupt pinout information is not likely stored in intercepts and captures the physical node belonging to DVMM that VME operating system arranges instruction, intercept and capture VME operating system and the DVMM of instruction is set by mutually cooperating between DVMM, obtain distributed interrupt pinout information from other physical node.
In physical node, the local virtual interrupt pin that the interrupt pin of virtual PCI device connects, the overall virtual interrupt pin that the interrupt pin that physical node is simulated this virtual PCI device connects.As shown in Figure 4, be deployed in the interrupt structure that on NODE1 node, DVMM provides, on NODE1 node, the Intx1 interrupt pin of virtual PCI device vDEV11 is connected to No. 5 local virtual interrupt pin of the local vIO-APIC on NODE1 node, and on NODE1 node, the Intx3 interrupt pin of virtual PCI device vDEV12 is connected to No. 6 local virtual interrupt pin of the local vIO-APIC on NODE1 node.As shown in Figure 4, be deployed in the interrupt structure that on NODE2 node, DVMM provides, on NODE2 node, the Intx1 interrupt pin of virtual PCI device vDEV21 is connected to No. 9 local virtual interrupt pin of the local vIO-APIC on NODE2 node, and on NODE2 node, the Intx1 interrupt pin of virtual PCI device vDEV22 is connected to No. 10 local virtual interrupt pin of the local vIO-APIC on NODE2 node.
When VME operating system is the target vCPU of the interruption that it produces an overall virtual interrupt pin set handling, run VME operating system physical node deploy DVMM intercept and capture VME operating system arrange global interrupt virtual pin instruction is set after, according to the annexation of the interrupt pin of virtual PCI device on each overall virtual interrupt pin recorded and physical node, determine the interrupt pin of the virtual PCI device corresponding to overall virtual interrupt pin be set up.The local virtual interrupt pin that the virtual PCI device comprised by each physical node of record and each physical node are responsible for, can determine the physical node at the local virtual interrupt pin place of simulating.
Step 34: the DVMM on the physical node at described local virtual interrupt pin place preserves the corresponding relation of described local virtual interrupt pin and described target vCPU according to described instruction, described target vCPU is for the treatment of the interruption in described local virtual interrupt pin.
When the local physical node of the physical node at described local virtual interrupt pin place and the DVMM of capturing operation Operation system setting instruction is Same Physical node, the DVMM of capturing operation Operation system setting instruction preserves described local virtual interrupt pin and the corresponding relation processing the target vCPU that described local virtual interrupt pin is interrupted, such as be kept in interrupt processing vCPU table, processing the target vCPU that described local virtual interrupt pin is interrupted is the target vCPU arranged in the instruction of operating system.Have no progeny in the interrupt pin being connected to the virtual PCI device in described local virtual interrupt pin produces, which vCPU the DVMM on this local virtual interrupt pin place physical node can determine by according to the interrupt processing vCPU table preserved to process the interruption in this local virtual interrupt pin.When the local physical node at the physical node at described local virtual interrupt pin place and the DVMM place of capturing operation Operation system setting instruction is not Same Physical node, the DVMM of capturing operation Operation system setting instruction sends to the far-end physical node at described local virtual interrupt pin place by arranging instruction, the corresponding relation of described local virtual interrupt pin and target vCPU is preserved by the DVMM of far-end physical node, such as be kept in interrupt processing vCPU table, thus be connected to the virtual PCI device in described local virtual interrupt pin produce in have no progeny, which vCPU the DVMM of far-end physical node can determine by according to the interrupt processing vCPU table preserved to process the interruption in described local virtual interrupt pin.
The method that the present embodiment provides, an overall virtual interrupt pin in subjunctive BIOS module write ACPI table is connected in the interrupt pin of one or more virtual PIC equipment on same physical node, namely an overall virtual interrupt pin goes simulation by the local virtual interrupt pin on same physical node, interrupt pin due to the virtual PCI device of different physical nodes can not be connected on same overall virtual interrupt pin, VME operating system is when arranging this overall virtual interrupt pin, do not need to the packet of different physical nodes transmission for synchronously arranging, improve the performance of distributed virtualization system.
Further, if the DVMM of the interrupt pin of local virtual described in step 35 place physical node, determining to process according to the instruction of operating system the target vCPU that described local virtual interrupt pin is interrupted is vCPU on far-end physical node, the DVMM of this local virtual interrupt pin place physical node receives in this local virtual interrupt pin and has no progeny, interrupt processing vCPU according to preserving shows, the target vCPU of this interrupt delivery to far-end physical node to be processed, cause the processing time longer, the mode that this non-localized process is interrupted can produce larger impact to the performance of virtual machine.For avoidance breakout is by the phenomenon of non-local vCPU process, the embodiment of the present invention additionally provides following methods and realizes interrupting localization process: as shown in Figure 5, step 34 can comprise:
Whether step 340: the DVMM of local virtual interrupt pin place physical node is local physical node according to described instruction determination target vCPU place physical node.If perform step 341, otherwise perform step 342.
Step 341: the corresponding relation preserving target vCPU in local virtual interrupt pin and described instruction.
Step 342: if local physical node comprises more than one vCPU, the target vCPU arranged in instruction is revised as the vCPU on local physical node, the corresponding relation of target vCPU after preserving local virtual interrupt pin and revising.
If the DVMM of local virtual interrupt pin place physical node, judge that the target vCPU place physical node processing the interruption that the global interrupt pin that is set up produces is not local physical node according to arranging instruction, and local physical node comprises multiple vCPU, can according to the load state of local vCPU, the target vCPU arranging in instruction the interruption that the global interrupt pin that processes and be set up produces is revised as the vCPU on local physical node.Have no progeny during the local virtual interrupt pin simulating this overall virtual interrupt pin produces, this interrupt delivery processes to the vCPU on local physical node by local DVMM, this interrupt delivery is not needed to process to far-end physical node, alleviate internodal pressure communication, reduce the impact interrupted virtual machine performance, improve the performance of virtual machine in interrupt procedure.
The virtual interrupt pin management method process flow diagram of another distributed virtualization system that Fig. 6 provides for the embodiment of the present invention.The present embodiment be to the further refinement of the corresponding embodiment of Fig. 5 after embodiment.As shown in Figure 6, the method that the present embodiment provides comprises:
Step 60: the subjunctive BIOS module of virtual machine sets up the annexation of the interrupt pin of overall virtual interrupt pin and virtual PCI device in ACPI table, wherein, described overall virtual interrupt pin is the one or more interrupt pin on virtual interrupt pin controller, and any one in described overall virtual interrupt pin is corresponding to the interrupt pin of one or more described virtual PCI device belonging to same physical node; Described virtual interrupt pin controller is for the operating system of described virtual machine provides;
Step 61: the operating system of virtual machine obtains described ACPI and shows, and shows according to described ACPI, operates to the instruction of the overall virtual interrupt pin Offered target vCPU in described ACPI table.
Step 62: the DVMM intercepting and capturing described instruction, according to distributed virtual interrupting information, determines the local virtual interrupt pin of the overall virtual interrupt pin that described simulation is set up.
Step 63: the DVMM intercepting and capturing described instruction, according to distributed virtual interrupting information, determines that whether the physical node at described local virtual interrupt pin place is the local physical node at this DVMM place.
If the physical node at described local virtual interrupt pin place is local physical node, the DVMM of capturing operation system directive performs step 641, step 642 and step 643, otherwise the DVMM of capturing operation system directive performs step 65.
Step 641: judge according to described instruction whether the target vCPU place physical node processing the interruption that the global interrupt pin that is set up produces is local physical node.If perform step 642, otherwise perform step 643.
Step 642: the target vCPU place physical node processing the interruption that the global interrupt pin that is set up produces is local physical node, according to the corresponding relation arranging instruction and preserve described local virtual interrupt pin and target vCPU.
Step 643: the target vCPU place physical node of the interruption that the global interrupt pin that process is set up produces is not local physical node and local physical node comprises more than one vCPU, the target vCPU of the interruption that global interrupt pin process be set up produced is revised as the target vCPU on local physical node, the corresponding relation of target vCPU after preserving described local virtual interrupt pin and revising.
Step 65: described instruction is sent to the far-end physical node at described local virtual interrupt pin place by the DVMM intercepting and capturing described instruction.The far-end physical node receiving instruction performs step 641, step 642 and step 643.
The virtual interrupt management devices structural representation of a kind of distributed virtualization system that Fig. 7 provides for the embodiment of the present invention.As shown in Figure 7, this device comprises: virtual machine and multiple distributed virtual machine monitor be deployed on different physical node.Wherein, virtual machine comprises subjunctive BIOS module 70 and operating system 71, and distributed virtual machine monitor can be the first distributed virtual machine monitor 72 and the second distributed virtual machine monitor 73.
Described subjunctive BIOS module 70, for setting up the annexation of the interrupt pin of overall virtual interrupt pin and virtual PCI device on virtual machine in ACPI table, any one in wherein said overall virtual interrupt pin is corresponding to the interrupt pin of one or more described virtual PCI device belonging to same described physical node.Subjunctive BIOS module 70 can by the virtual memory of described ACPI table write virtual machine.Preferably, described subjunctive BIOS module is specifically for being divided into multiple mutually disjoint subset by described overall virtual interrupt pin, set up the annexation of the interrupt pin of described overall virtual interrupt pin and virtual PCI device, wherein, the interrupt pin belonging to all virtual PCI device of same described physical node is connected in same described subset.Or, described subjunctive BIOS module is specifically for setting up the annexation of the interrupt pin of described overall virtual interrupt pin and virtual PCI device, and all virtual PCI device interrupt pin wherein on same physical node are corresponding to same overall virtual interrupt pin.
Operating system 71, showing for obtaining described ACPI, showing according to described ACPI, operates to the instruction of the overall virtual interrupt pin Offered target vCPU in described ACPI table.
The first distributed virtual machine monitor 72 in described multiple distributed virtual machine monitor, for intercepting and capturing the instruction of described operating system Offered target vCPU, the physical node at the local virtual interrupt pin place that described overall virtual interrupt pin is corresponding is determined according to distributed interrupt pinout information, described local virtual interrupt pin to be positioned on described physical node and for simulating described overall virtual interrupt pin, described distributed interrupt pinout information comprises the annexation of the interrupt pin of virtual PCI device on overall virtual interrupt pin and physical node on described virtual machine, and the local virtual interrupt pin that the virtual PCI device that comprises of each physical node and each physical node described are responsible for.
Further, first distributed virtual machine monitor 72, time also for determining that the physical node at described local virtual interrupt pin place is not local physical node, described instruction is sent to the distributed virtual machine monitor on the physical node of described local virtual interrupt pin place.
The second distributed virtual machine monitor 73 in described multiple distributed virtual machine monitor, for preserving the corresponding relation of described local virtual interrupt pin and described target vCPU according to described instruction, described second distributed virtual machine monitor is the distributed virtual machine monitor on the physical node at described local virtual interrupt pin place.
Further, second distributed virtual machine monitor 73, have no progeny in also producing in the interrupt pin being connected to the virtual PCI device in described local virtual interrupt pin, according to place the physical node described local virtual interrupt pin of preserving and the corresponding relation processing the target vCPU that described local virtual interrupt pin is interrupted, the upper dig of described local virtual interrupt pin is delivered to target vCPU.
In the device that the present embodiment provides, same overall virtual interrupt pin in the ACPI table of subjunctive BIOS module write virtual memory corresponds to the local virtual interrupt pin on same physical node, namely an overall virtual interrupt pin goes simulation by the local virtual interrupt pin on same physical node, thus, operating system is when arranging this overall virtual interrupt pin, do not need to send the synchronous packet arranged to different nodes, improve the performance of distributed virtualization system.
For the phenomenon of the non-local process of avoidance breakout, namely avoid the phenomenon that the interruption that local interrupt pin produces is processed by the vCPU on the physical node of far-end, the second distributed virtual machine monitor also has following functions:
Described second distributed virtual machine monitor 73, also for when determining that according to described instruction described target vCPU place physical node is local physical node, preserve the corresponding relation of the target vCPU that described local virtual interrupt pin and described local virtual interrupt pin are interrupted.Wherein, processing the target vCPU that described local virtual interrupt pin is interrupted is vCPU in the instruction of operating system.
Described second distributed virtual machine monitor 73, also for when determining according to described instruction that described target vCPU place physical node is not local physical node and described local physical node comprises more than one vCPU, target vCPU described in described instruction is revised as a vCPU on described local physical node, the corresponding relation of described target vCPU after preserving local virtual interrupt pin and revising.
One of ordinary skill in the art will appreciate that: all or part of step realizing said method embodiment can have been come by the hardware that programmed instruction is relevant, aforesaid program can be stored in a computer read/write memory medium, this program, when performing, performs the step comprising said method embodiment; And aforesaid storage medium comprises: ROM, RAM, magnetic disc or CD etc. various can be program code stored medium.
Last it is noted that above embodiment is only in order to illustrate technical scheme of the present invention, be not intended to limit; Although with reference to previous embodiment to invention has been detailed description, those of ordinary skill in the art is to be understood that: it still can be modified to the technical scheme described in foregoing embodiments, or carries out equivalent replacement to wherein portion of techniques feature; And these amendments or replacement, do not make the essence of appropriate technical solution depart from the scope of various embodiments of the present invention technical scheme.

Claims (12)

1. a virtual interrupt management method for distributed virtualization system, is characterized in that, comprising:
The subjunctive BIOS module of virtual machine sets up the annexation of the interrupt pin of overall virtual interrupt pin and virtual peripherals interconnected (PCI) equipment in advanced configuration and power-management interface (ACPI) table, wherein, described overall virtual interrupt pin is the one or more interrupt pin on virtual interrupt pin controller, any one interrupt pin corresponding to the one or more described virtual peripherals belonging to same physical node interconnected (PCI) equipment in described overall virtual interrupt pin; Described virtual interrupt pin controller is for the operating system of described virtual machine provides;
The operating system of described virtual machine obtains described power-management interface (ACPI) table, according to described power-management interface (ACPI) table, operate to the instruction of the overall virtual interrupt pin Offered target virtual center processing unit vCPU in described power-management interface (ACPI) table;
Intercept the distributed virtual machine monitor of described instruction, the physical node at the local virtual interrupt pin place that described overall virtual interrupt pin is corresponding is determined according to distributed interrupt pinout information, described local virtual interrupt pin to be positioned on physical node and for simulating described overall virtual interrupt pin, described distributed interrupt pinout information comprises the annexation of the interrupt pin of overall virtual interrupt pin and virtual peripherals interconnected (PCI) equipment, and the virtual peripherals that each physical node comprises interconnected (PCI) equipment and local virtual interrupt pin, the described distributed virtual machine monitor intercepting described instruction is the first distributed virtual machine monitor,
Distributed virtual machine monitor on the physical node at described local virtual interrupt pin place, the corresponding relation of described local virtual interrupt pin and described target vCPU is preserved according to described instruction, wherein, described target vCPU is for the treatment of the interruption in described local virtual interrupt pin, and the distributed virtual machine monitor on the physical node at described local virtual interrupt pin place is the second distributed virtual machine monitor.
2. method according to claim 1, it is characterized in that, distributed virtual machine monitor on the physical node at described local virtual interrupt pin place, the corresponding relation preserving described local virtual interrupt pin and described target vCPU according to described instruction comprises:
If described in intercept described instruction distributed virtual machine monitor determine that the physical node at the local virtual interrupt pin place that described overall virtual interrupt pin is corresponding is the physical node at self place, the distributed virtual machine monitor of described instruction is intercepted then, when determining that described target vCPU place physical node is local physical node according to described instruction, preserve the corresponding relation of described local virtual interrupt pin and described target vCPU.
3. method according to claim 1, it is characterized in that, distributed virtual machine monitor on the physical node at described local virtual interrupt pin place, the corresponding relation preserving described local virtual interrupt pin and described target vCPU according to described instruction comprises:
If described in intercept described instruction distributed virtual machine monitor determine that the physical node at the local virtual interrupt pin place that described overall virtual interrupt pin is corresponding is not the physical node at self place, the distributed virtual machine monitor intercepting described instruction then notifies that the distributed virtual machine monitor on the physical node at described local virtual interrupt pin place arranges described instruction, the distributed virtual machine monitor of the physical node at described local virtual interrupt pin place, determine that described target vCPU place physical node is not local physical node according to described instruction and described local physical node comprises more than one vCPU time, described target vCPU in described instruction is revised as a vCPU on described local physical node, the corresponding relation of described target vCPU after preserving described local virtual interrupt pin and revising.
4. the method according to claim 1,2 or 3, is characterized in that, the annexation of the interrupt pin of described foundation overall virtual interrupt pin and virtual peripherals interconnected (PCI) equipment, is specially:
Described overall virtual interrupt pin is divided into multiple mutually disjoint subset, set up the annexation of the interrupt pin of described overall virtual interrupt pin and virtual peripherals interconnected (PCI) equipment, wherein, the interrupt pin belonging to described virtual peripherals interconnected (PCI) equipment of same physical machine is connected in same described subset.
5. the method according to claim 1,2 or 3, it is characterized in that, in described power-management interface (ACPI) table, the interrupt pin of the described all virtual peripherals on same physical node interconnected (PCI) equipment is connected to a described overall virtual interrupt pin.
6. the method according to any one of claims 1 to 3, is characterized in that, also comprises:
Have no progeny during the interrupt pin being connected to virtual peripherals interconnected (PCI) equipment in described local virtual interrupt pin produces, distributed virtual machine monitor on the physical node of described local virtual interrupt pin place, according to the physical node at the place described local virtual interrupt pin of preserving and the corresponding relation processing the described target vCPU that described local virtual interrupt pin is interrupted, by the interrupt delivery in described local virtual interrupt pin to described target vCPU.
7. a virtual interrupt management devices for distributed virtualization system, comprises virtual machine and multiple distributed virtual machine monitor be deployed on different physical node, it is characterized in that:
Described virtual machine, comprising: subjunctive BIOS module and operating system;
Described subjunctive BIOS module, for setting up the annexation of the interrupt pin of overall virtual interrupt pin and virtual PCI device on described virtual machine in ACPI table, any one in wherein said overall virtual interrupt pin is corresponding to the interrupt pin of one or more described virtual PCI device belonging to same described physical node;
Described operating system, showing for obtaining described ACPI, showing according to described ACPI, operates to the instruction of the overall virtual interrupt pin Offered target vCPU in described ACPI table, the first distributed virtual machine monitor in described multiple distributed virtual machine monitor, for intercepting and capturing the instruction of described operating system Offered target vCPU, the physical node at the local virtual interrupt pin place that described overall virtual interrupt pin is corresponding is determined according to distributed interrupt pinout information, described local virtual interrupt pin to be positioned on described physical node and for simulating described overall virtual interrupt pin, described distributed interrupt pinout information comprises the annexation of the interrupt pin of overall virtual interrupt pin and virtual PCI device, and the local virtual interrupt pin that the virtual PCI device that comprises of each physical node and each physical node described are responsible for,
The second distributed virtual machine monitor in described multiple distributed virtual machine monitor, for preserving the corresponding relation of described local virtual interrupt pin and described target vCPU according to described instruction, described second distributed virtual machine monitor is the distributed virtual machine monitor on the physical node at described local virtual interrupt pin place.
8. device according to claim 7, is characterized in that:
Described second distributed virtual machine monitor, also for when determining that according to described instruction described target vCPU place physical node is local physical node, preserves the corresponding relation of described local virtual interrupt pin and described target vCPU;
Described second distributed virtual machine monitor, also for when determining according to described instruction that described target vCPU place physical node is not local physical node and described local physical node comprises more than one vCPU, described target vCPU in described instruction is revised as a vCPU on described local physical node, the corresponding relation of described target vCPU after preserving described local virtual interrupt pin and revising.
9. device according to claim 8, is characterized in that:
Described first distributed virtual machine monitor, also for when the physical node determining described local virtual interrupt pin place is not local physical node, described instruction is sent to the distributed virtual machine monitor on the physical node of described local virtual interrupt pin place.
10. the device according to claim 7,8 or 9, it is characterized in that, described subjunctive BIOS module is specifically for being divided into multiple mutually disjoint subset by described overall virtual interrupt pin, set up the annexation of the interrupt pin of described overall virtual interrupt pin and virtual PCI device, wherein, the interrupt pin belonging to all virtual PCI device of same described physical machine is connected in same described subset.
11. devices according to claim 7,8 or 9, it is characterized in that, described subjunctive BIOS module is specifically for setting up the annexation of the interrupt pin of described overall virtual interrupt pin and virtual PCI device, and the interrupt pin of all virtual PCI device wherein on same physical node is connected to same described overall virtual interrupt pin.
12. devices according to any one of claim 7 to 9, it is characterized in that, described second distributed virtual machine monitor, have no progeny in producing in the interrupt pin being connected to the virtual PCI device in described local virtual interrupt pin, according to the physical node at the place described local virtual interrupt pin of preserving and the corresponding relation processing the target vCPU that described local virtual interrupt pin is interrupted, by the interrupt delivery in described local virtual interrupt pin to target vCPU.
CN201210223025.9A 2012-06-30 2012-06-30 Virtual interrupt management method and device of distributed virtual system Active CN102799465B (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
CN201210223025.9A CN102799465B (en) 2012-06-30 2012-06-30 Virtual interrupt management method and device of distributed virtual system
PCT/CN2013/070591 WO2014000437A1 (en) 2012-06-30 2013-01-17 Virtual interrupt management method and apparatus in distributed virtual system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201210223025.9A CN102799465B (en) 2012-06-30 2012-06-30 Virtual interrupt management method and device of distributed virtual system

Publications (2)

Publication Number Publication Date
CN102799465A CN102799465A (en) 2012-11-28
CN102799465B true CN102799465B (en) 2015-05-27

Family

ID=47198580

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201210223025.9A Active CN102799465B (en) 2012-06-30 2012-06-30 Virtual interrupt management method and device of distributed virtual system

Country Status (2)

Country Link
CN (1) CN102799465B (en)
WO (1) WO2014000437A1 (en)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102799465B (en) * 2012-06-30 2015-05-27 华为技术有限公司 Virtual interrupt management method and device of distributed virtual system
CN106462451B (en) 2014-06-20 2019-11-12 华为技术有限公司 Virtual platform handles interrupt method and relevant device
CN106445650B (en) * 2015-08-05 2019-10-25 华为技术有限公司 A kind of interruption processing method, IOAPIC and computer system
CN110427427B (en) * 2019-08-02 2022-05-27 北京快立方科技有限公司 Method for realizing global transaction distributed processing through pin bridging
CN114371907A (en) * 2020-10-15 2022-04-19 华为技术有限公司 Chip system, method for processing virtual interrupt and corresponding device
CN112817690B (en) * 2021-01-22 2022-03-18 华东计算技术研究所(中国电子科技集团公司第三十二研究所) Interrupt virtualization processing method and system for ARM architecture virtualization field
CN113391881B (en) * 2021-06-28 2023-07-14 元心信息科技集团有限公司 Interrupt management method and device, electronic equipment and computer storage medium
CN113760767B (en) * 2021-09-10 2024-04-19 元心信息科技集团有限公司 Debugging method and device of operating system, electronic equipment and computer readable storage medium
CN115576807B (en) * 2022-09-28 2023-09-08 国科础石(重庆)软件有限公司 Virtual ECU implementation method and device, electronic equipment and storage medium

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101398768A (en) * 2008-10-28 2009-04-01 北京航空航天大学 Construct method of distributed virtual machine monitor system
CN101430674A (en) * 2008-12-23 2009-05-13 北京航空航天大学 Intraconnection communication method of distributed virtual machine monitoring apparatus
CN101620547A (en) * 2009-07-03 2010-01-06 中国人民解放军国防科学技术大学 Virtual physical interrupt processing method of X86 computer
CN101751284A (en) * 2009-12-25 2010-06-23 北京航空航天大学 I/O resource scheduling method for distributed virtual machine monitor
CN101876954A (en) * 2009-12-23 2010-11-03 中国科学院计算技术研究所 Virtual machine control system and working method thereof
CN102067083A (en) * 2008-06-27 2011-05-18 微软公司 Lazy handling of end of interrupt messages in a virtualized environment
CN102105871A (en) * 2008-07-28 2011-06-22 Arm有限公司 Interrupt control for virtual processing apparatus

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN100570587C (en) * 2007-03-19 2009-12-16 联想(北京)有限公司 The access processing method of dummy machine system and Advanced Programmable Interrupt Controllers APICs thereof
US8453143B2 (en) * 2007-09-19 2013-05-28 Vmware, Inc. Reducing the latency of virtual interrupt delivery in virtual machines
CN102799465B (en) * 2012-06-30 2015-05-27 华为技术有限公司 Virtual interrupt management method and device of distributed virtual system

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102067083A (en) * 2008-06-27 2011-05-18 微软公司 Lazy handling of end of interrupt messages in a virtualized environment
CN102105871A (en) * 2008-07-28 2011-06-22 Arm有限公司 Interrupt control for virtual processing apparatus
CN101398768A (en) * 2008-10-28 2009-04-01 北京航空航天大学 Construct method of distributed virtual machine monitor system
CN101430674A (en) * 2008-12-23 2009-05-13 北京航空航天大学 Intraconnection communication method of distributed virtual machine monitoring apparatus
CN101620547A (en) * 2009-07-03 2010-01-06 中国人民解放军国防科学技术大学 Virtual physical interrupt processing method of X86 computer
CN101876954A (en) * 2009-12-23 2010-11-03 中国科学院计算技术研究所 Virtual machine control system and working method thereof
CN101751284A (en) * 2009-12-25 2010-06-23 北京航空航天大学 I/O resource scheduling method for distributed virtual machine monitor

Also Published As

Publication number Publication date
CN102799465A (en) 2012-11-28
WO2014000437A1 (en) 2014-01-03

Similar Documents

Publication Publication Date Title
CN102799465B (en) Virtual interrupt management method and device of distributed virtual system
US20210232528A1 (en) Configurable device interface
CN101751284B (en) I/O resource scheduling method for distributed virtual machine monitor
US20050198632A1 (en) Method, apparatus and system for dynamically reassigning a physical device from one virtual machine to another
US20140297775A1 (en) Method and system for providing remote direct memory access to virtual machines
CN103034524A (en) Paravirtualized virtual GPU
CN108667859A (en) A kind of method and device for realizing scheduling of resource
JP2009110518A (en) Dynamic allocation of virtual machine device
US9003094B2 (en) Optimistic interrupt affinity for devices
KR20160033517A (en) Hybrid virtualization scheme for interrupt controller
CN106844007A (en) A kind of virtual method and system based on spatial reuse
CN103744716A (en) Dynamic interrupt balanced mapping method based on current virtual central processing unit (VCPU) scheduling state
CN107479943A (en) Multiple operating system operation method and device based on industry internet operating system
CN103955373A (en) Design method of SDN (Software Defined Networking) application integration development environment
JP2023545818A (en) Chip system, virtual interrupt handling method and corresponding device
CN104503825B (en) One kind is based on KVM hybrid apparatus virtual methods
CN103793260A (en) Platform virtualization system
CN103793242A (en) Quick information system deploying method on basis of virtual computing environment
CN101876954A (en) Virtual machine control system and working method thereof
CN114138423A (en) Virtualization construction system and method based on domestic GPU (graphics processing Unit) display card
US20190205259A1 (en) Exitless extended page table switching for nested hypervisors
CN115146582A (en) Simulation method, simulation device, electronic apparatus, and computer-readable storage medium
CN107203415A (en) Distributed simulation training system
CN114816665B (en) Hybrid arrangement system and virtual machine container resource hybrid arrangement method under super-fusion architecture
CN113934504A (en) System and interrupt processing method

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
TR01 Transfer of patent right

Effective date of registration: 20170612

Address after: 510640 Guangdong City, Tianhe District Province, No. five, road, public education building, unit 371-1, unit 2401

Patentee after: Guangdong Gaohang Intellectual Property Operation Co., Ltd.

Address before: 518129 Bantian HUAWEI headquarters office building, Longgang District, Guangdong, Shenzhen

Patentee before: Huawei Technologies Co., Ltd.

TR01 Transfer of patent right
CB03 Change of inventor or designer information

Inventor after: Sun Guosheng

Inventor before: Wang Haibo

CB03 Change of inventor or designer information
TR01 Transfer of patent right

Effective date of registration: 20170913

Address after: 063000 No. 189, Fengnan District, Hebei, Qingnian Road, Tangshan City

Patentee after: Sun Guosheng

Address before: 510640 Guangdong City, Tianhe District Province, No. five, road, public education building, unit 371-1, unit 2401

Patentee before: Guangdong Gaohang Intellectual Property Operation Co., Ltd.

TR01 Transfer of patent right
CP02 Change in the address of a patent holder

Address after: 541199 Lingui County, Guilin, Lingui County, Lingui Town, Xinglin Road, No. 1, unit 202, Room 202

Patentee after: Sun Guosheng

Address before: 063000 No. 189, Fengnan District, Hebei, Qingnian Road, Tangshan City

Patentee before: Sun Guosheng

CP02 Change in the address of a patent holder
TR01 Transfer of patent right

Effective date of registration: 20180808

Address after: 510000 A4, building 48-50, Jianzhong Road, Tianhe District, Guangzhou, Guangdong (for office use only)

Patentee after: Guangzhou Han Dao computer science and Technology Co., Ltd.

Address before: 541199 room 2, unit 8, Xinglin Road, Lingui Town, Lingui, the Guangxi Zhuang Autonomous Region, 202, Guilin, 202

Patentee before: Sun Guosheng

TR01 Transfer of patent right
TR01 Transfer of patent right

Effective date of registration: 20191008

Address after: 233000 Xianghe Home Floor No.9, Xinhuai Road, Dongsheng Street, Longzihu District, Bengbu City, Anhui Province

Patentee after: Bengbu Qibang Science and Technology Information Consulting Co., Ltd.

Address before: 510000 A4, building 48-50, Jianzhong Road, Tianhe District, Guangzhou, Guangdong (for office use only)

Patentee before: Guangzhou Han Dao computer science and Technology Co., Ltd.

TR01 Transfer of patent right
TR01 Transfer of patent right

Effective date of registration: 20210716

Address after: 100089 room 101-205, 2f, building 18, courtyard east, No. 10, northwest Wangdong Road, Haidian District, Beijing

Patentee after: Beijing zhongnongxinda Information Technology Co.,Ltd.

Address before: 233000 No.9, 1st floor, Xianghe Jiayuan, Xinhuai Road, Dongsheng Street, Longzihu District, Bengbu City, Anhui Province

Patentee before: Bengbu Qibang Science and Technology Information Consulting Co.,Ltd.

TR01 Transfer of patent right