CN102725731A - Method and device for flashing basic input output system memory of multi-processor - Google Patents
Method and device for flashing basic input output system memory of multi-processor Download PDFInfo
- Publication number
- CN102725731A CN102725731A CN2011800020739A CN201180002073A CN102725731A CN 102725731 A CN102725731 A CN 102725731A CN 2011800020739 A CN2011800020739 A CN 2011800020739A CN 201180002073 A CN201180002073 A CN 201180002073A CN 102725731 A CN102725731 A CN 102725731A
- Authority
- CN
- China
- Prior art keywords
- processor
- chinese ink
- bios
- brush dipped
- write
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/46—Multiprogramming arrangements
- G06F9/48—Program initiating; Program switching, e.g. by interrupt
- G06F9/4806—Task transfer initiation or dispatching
- G06F9/4843—Task transfer initiation or dispatching by program, e.g. task dispatcher, supervisor, operating system
Abstract
A method for flashing the Basic Input Output System (BIOS) memory of a multi-processor system includes: receiving a flash command, and reading specified BIOS files required to be flashed in the flash command into the memory; and awakening the slave thread of each processor specified in the flash command, sending to the awakened slave threads the target addresses for the flashed BIOS files in the BIOS memories corresponding thereto, and flashing the BIOS files in parallel at the target addresses of the respectively corresponding BIOS memories according to the respectively received target addresses by the awakened slave threads of the processors. A processor includes a flash command receiving unit, a BIOS file read-in unit and an awakening unit.
Description
Technical field
The present invention relates to field of computer technology, the basic input/output system memory that relates in particular to a kind of multiprocessor is write with a brush dipped in Chinese ink method, is reached device.
Background technology
Along with science is calculated, issued transaction improves constantly what computing power required, the application of SMP (Symmetrical Multi-Processing, symmetrical multiprocessing) system more and more widely, scale is also increasing.But in traditional smp system; All processors (CPU) are the shared system bus all; When the number of processor increases, can cause the competition conflict of system bus to strengthen, the quantity of the processor in the present for this reason smp system all can not be too many; Generally dozens of can only be arranged, greatly limit the expandability of system.
In order to address the above problem; A kind of NUMA (Non-Uniform Memory Access is proposed in the prior art; The Non Uniform Memory Access visit) technology, in adopting this technological architecture system, each CPU hangs with the storer of a corresponding Basic Input or Output System (BIOS) (BIOS); In the research and development and maintenance process of product; When BIOS need was upgraded in discovery, through calling the program of brushing BIOS storer, serial was write with a brush dipped in Chinese ink being used under each processor and is stored the storer of BIOS by the main thread of operation system.When the quantity of processor more for a long time, the quantity of the storer of the storage BIOS that need write with a brush dipped in Chinese ink is just a lot, this has just caused prolongation consuming time.
Summary of the invention
The embodiment of the invention provides a kind of storer of Basic Input or Output System (BIOS) of multiprocessor to write with a brush dipped in Chinese ink method, processor, can reduce the time that storer consumed of the Basic Input or Output System (BIOS) of writing with a brush dipped in Chinese ink multiprocessor.
One aspect of the present invention provides a kind of method of writing with a brush dipped in Chinese ink of basic input-output system BIOS storer of multicomputer system, comprising:
Order is write with a brush dipped in Chinese ink in reception, writes with a brush dipped in Chinese ink the BIOS file that the needs of appointment are write with a brush dipped in Chinese ink in the order and is read in the internal memory said;
Wake up said each processor of writing with a brush dipped in Chinese ink appointment in the order from thread; And the destination address of waking up to quilt that is sent in brushing BIOS file its corresponding BIOS storer from thread; By by the processor that waken up from thread according to the destination address that receives separately, the parallel brushing BIOS file at each self-corresponding BIOS goal address of memory place.
The present invention also provides a kind of processor on the other hand, comprising:
Write with a brush dipped in Chinese ink the order receiving element, be used for receiving and write with a brush dipped in Chinese ink order;
The BIOS file reads in the unit, is used for the BIOS file that the said needs of writing with a brush dipped in Chinese ink the order appointment are write with a brush dipped in Chinese ink is read in the internal memory;
Wakeup unit; Be used for waking up said each processor of writing with a brush dipped in Chinese ink the order appointment from thread; And the destination address of waking up to quilt that is sent in brushing BIOS file its corresponding BIOS storer from thread; By by the processor that waken up from thread according to the destination address that receives separately, the parallel brushing BIOS file at each self-corresponding BIOS goal address of memory place.
This shows; The method of writing with a brush dipped in Chinese ink of the BIOS storer of the multicomputer system that the embodiment of the invention provides is no longer write with a brush dipped in Chinese ink the BIOS storer of each processor by the main thread serial of operating system; But trigger each processor from process; Write with a brush dipped in Chinese ink each BIOS storer by walking abreast of each processor, so the time that is consumed of writing with a brush dipped in Chinese ink can significantly be shortened from process.
Description of drawings
Fig. 1 is the synoptic diagram of the method for writing with a brush dipped in Chinese ink of the BIOS storer of the multicomputer system that provides of the embodiment of the invention;
Fig. 2 is the synoptic diagram of a specific embodiment of the method for writing with a brush dipped in Chinese ink of the BIOS storer of multicomputer system provided by the invention;
Fig. 3 is the synoptic diagram of another specific embodiment of the method for writing with a brush dipped in Chinese ink of the BIOS storer of multicomputer system provided by the invention;
Fig. 4 is the synoptic diagram of a kind of processor of providing of the embodiment of the invention.
Embodiment
The embodiment of the invention provides the storer of a kind of BIOS of multiprocessor to write with a brush dipped in Chinese ink method; Wake a thread of each processor up through the main thread of operating system; And, therefore significantly reduced the time that is consumed of writing with a brush dipped in Chinese ink by the storer of being write with a brush dipped in Chinese ink the BIOS of corresponding processing device by the thread parallel that waken up.
In the multicomputer system start, can select the main thread (PBSP) of this processor in the numerous threads in each processor, carry out the initialization of local processor, other process can be called from process; Can the participate in the competition main thread (SBSP) of operating system of the main thread of all then processors is started in the operating system by the main thread starting outfit guidance system of operating system.
As shown in Figure 1, the method for writing with a brush dipped in Chinese ink of the BIOS storer of the multicomputer system that the embodiment of the invention provides comprises the steps:
Step S101: receive and write with a brush dipped in Chinese ink order;
Step S102: will write with a brush dipped in Chinese ink the BIOS file that the needs of appointment are write with a brush dipped in Chinese ink in the order and be read in the internal memory;
Step S103: wake up each processor of writing with a brush dipped in Chinese ink appointment in the order from thread; And the destination address of waking up to quilt that is sent in brushing BIOS file its corresponding BIOS storer from thread; By by the processor that waken up from thread according to the destination address that receives separately, the parallel brushing BIOS file at each self-corresponding BIOS goal address of memory place
This shows; The method of writing with a brush dipped in Chinese ink of the BIOS storer of the multicomputer system that the embodiment of the invention provides is no longer write with a brush dipped in Chinese ink the BIOS storer of each processor by the main thread serial of operating system; But trigger each processor from process; Write with a brush dipped in Chinese ink each BIOS storer by walking abreast of each processor, so the time that is consumed of writing with a brush dipped in Chinese ink can significantly be shortened from process.
Embodiment one
Fig. 2 is the synoptic diagram of a specific embodiment of the method for writing with a brush dipped in Chinese ink of the BIOS storer of multicomputer system provided by the invention, and as shown in Figure 2, this method comprises:
Step S201: order is write with a brush dipped in Chinese ink in user input, fvupdateipf for example, and the sign of the BIOS file that need write with a brush dipped in Chinese ink, the for example filename of file.
Might as well be to scheme
Can adopt following command format:
fvupdateipf?-UE0?-UE1?elilo.efi
Wherein ,-UE0 represents a processor UE0, and-UE1 represents another processor UE1, the filename of the BIOS binary file that the elilo.efi representative need be write with a brush dipped in Chinese ink.
Step S202: the integrality of the BIOS file that the main thread inspection of operating system need be write with a brush dipped in Chinese ink, and check this BIOS file whether with the platform coupling of current processor.If above-mentioned two check results have any one defective, then execution in step S209: withdraw from flow process.
Step S203: if when the result of step S202 inspection is all qualified, the BIOS file that needs are write with a brush dipped in Chinese ink is read in the internal memory.
Step S204: the main thread of operating system needs the value of the interrupt request register (IRR) in the interruptable controller of each processor of brushing BIOS storer to be set to represent to ask the value of interrupting;
Step S205: when the correspondence of each processor when the thread poll detects the value that the value of the interrupt request register of its place processor interrupts for the expression request, waken up, and removed the value in the interrupt request register.
The interrupt request register here can preferably adopt the interrupt request register of SAPIC (Streamlined Advanced Programmable Interrupt Controller).Can forbid that from thread other interrupt in each processor, only the value in the interrupt request register of poll SAPIC.
Can remove the value of interrupt request register through sending EOI (End of Interrupt, EOI) signal from thread.
In reality, each processor can forbid other interruptions from thread, continuous poll only
Step S206: the main thread in the operating system is sent in the destination address of brushing BIOS file the BIOS storer from thread in the processor that wakes up in step S205;
Step S207: by by each processor of being waken up from thread according to the destination address that receives separately; The parallel brushing BIOS file at each self-corresponding BIOS goal address of memory place; After all BIOS storeies of multiprocessing system are all write with a brush dipped in Chinese ink and are finished, notifying operation system main thread;
Step S208: the operating system main thread is after finding all BIOS storeies of all having write with a brush dipped in Chinese ink correspondence from thread that wake up; Begin to check that the current file in each BIOS storer is whether consistent with the BIOS file that needs are write with a brush dipped in Chinese ink; If unanimity, then execution in step S209.
Need to prove that the execution of step S208 is in order after writing with a brush dipped in Chinese ink completion, to carry out verification, strengthen the reliability of writing with a brush dipped in Chinese ink the result, so step S208 can to save also in reality.
In the present embodiment; Main thread through the mode of interrupting wake up be used for the brushing BIOS storer from thread; And by these wake up from thread parallel write with a brush dipped in Chinese ink the BIOS storer of corresponding processing device separately, shortened the time that is consumed greatly, improved the efficiency of research and development of product.
Embodiment two
Fig. 3 is the synoptic diagram of another specific embodiment of the method for writing with a brush dipped in Chinese ink of the BIOS storer of multicomputer system provided by the invention, and as shown in Figure 3, this method comprises:
Step S301:
Order is write with a brush dipped in Chinese ink in user input, fvupdateipf for example, and the sign of the BIOS file that need write with a brush dipped in Chinese ink, the for example filename of file.
Can adopt following command format:
fvupdateipf?-UE0?-UE1?elilo.efi
Wherein ,-UE0 represents a processor UE0, and-UE1 represents another processor UE1, the filename of the BIOS binary file that the elilo.efi representative need be write with a brush dipped in Chinese ink.
Step S302: the integrality of the BIOS file that the main thread inspection of operating system need be write with a brush dipped in Chinese ink, and check this BIOS file whether with the platform coupling of current processor.If above-mentioned two check results have any one defective, then execution in step S209: withdraw from flow process.
Step S303: if when the result of step S202 inspection is all qualified, the BIOS file that needs are write with a brush dipped in Chinese ink is read in the internal memory.
Step S304: the value that the main thread setting of operating system wakes memory variable up is the sign from process of each processor that need wake up;
Step S305: all of each processor detect the value wake memory variable up from the thread poll, with wake up memory variable value identified is waken up from process, and remove the value that this wakes memory variable up.
Step S306: the main thread in the operating system is sent in the destination address of brushing BIOS file the BIOS storer from thread in the processor that wakes up in step S205;
Step S307: by by each processor of being waken up from thread according to the destination address that receives separately; The parallel brushing BIOS file at each self-corresponding BIOS goal address of memory place; After all BIOS storeies of multiprocessing system are all write with a brush dipped in Chinese ink and are finished, notifying operation system main thread;
Step S308: the operating system main thread is after finding all BIOS storeies of all having write with a brush dipped in Chinese ink correspondence from thread that wake up; Begin to check that the current BIOS file in each BIOS storer of being write with a brush dipped in Chinese ink is whether consistent with the BIOS file that needs are write with a brush dipped in Chinese ink; If unanimity, then execution in step S309.
In reality, accomplish can initiatively sending of brushing BIOS storer and write with a brush dipped in Chinese ink the notice that finishes to the operating system main thread from thread.
Need to prove that the execution of step S308 is in order after writing with a brush dipped in Chinese ink completion, to carry out verification, strengthen the reliability of writing with a brush dipped in Chinese ink the result, so step S308 can to save also in reality.
In the present embodiment, main thread wakes the value of memory variable up through setting, wake up each processor from thread, and by each from thread parallel write with a brush dipped in Chinese ink the BIOS storer of corresponding position reason device, shortened the time that is consumed greatly, improved the efficiency of research and development of product.
In addition, the embodiment of the invention is also corresponding to provide a kind of processor, and as shown in Figure 4, this processor 40 comprises: write with a brush dipped in Chinese ink order receiving element 401, the BIOS file reads in unit 402 and wakeup unit 403.
Wherein, writing with a brush dipped in Chinese ink order receiving element 401 is used for receiving and writes with a brush dipped in Chinese ink order;
The BIOS file reads in the BIOS file that unit 402 is used for the needs of writing with a brush dipped in Chinese ink the order appointment are write with a brush dipped in Chinese ink and is read in the internal memory;
A kind of wakeup unit of mode of concrete realization comprises that specifically interrupt request register is provided with the unit; This interrupt request register is provided with the value of interrupt request register of interruptable controller that the unit needing to be used for each processor of brushing BIOS storer and is set to represent to ask the value of interrupting; So that correspondence is when representing the value of requesting terminal from thread in the value that poll detects the terminal request register of its processor; Waken up, and removed the value in the said interrupt request register.
The wakeup unit of another kind of concrete implementation comprises that specifically waking memory variable up is provided with the unit; This wakes memory variable up and the unit is set is used to be provided with the value of waking memory variable up the sign from process for each processor that need wake up; With wake up memory variable value was identified from process, and remove the said value of waking memory variable up.
In addition, above-mentioned processor can also comprise first inspection unit, this first inspection unit be used to check the BIOS file that need write with a brush dipped in Chinese ink whether complete and whether with the platform coupling of current processor.
In addition, above-mentioned processor can also comprise and writing with a brush dipped in Chinese ink finish notice receiving element and second inspection unit.Wherein, write with a brush dipped in Chinese ink the notice of having write with a brush dipped in Chinese ink the BIOS storer that the notice receiving element that finishes is used to receive each processor that is waken up from the process transmission; Second inspection unit is used to check that the current BIOS file of the BIOS storer of being write with a brush dipped in Chinese ink is whether consistent with the BIOS file that needs are write with a brush dipped in Chinese ink.
More than disclosedly be merely several specific embodiment of the present invention, but the present invention is not limited thereto, any those skilled in the art can think variation, all should drop in protection scope of the present invention.
Claims (10)
1. the method for writing with a brush dipped in Chinese ink of the basic input-output system BIOS storer of a multicomputer system is characterized in that, comprising:
Order is write with a brush dipped in Chinese ink in reception, writes with a brush dipped in Chinese ink the BIOS file that the needs of appointment are write with a brush dipped in Chinese ink in the order and is read in the internal memory said;
Wake up the said processor of writing with a brush dipped in Chinese ink appointment in the order from thread; And the destination address of waking up to quilt that is sent in brushing BIOS file its corresponding BIOS storer from thread; By by the processor that waken up from thread according to the destination address that receives, the parallel brushing BIOS file at each self-corresponding BIOS goal address of memory place.
2. method according to claim 1 is characterized in that, said waking up comprising from thread of the said processor of writing with a brush dipped in Chinese ink appointment in the order:
Need the value of the interrupt request register in the interruptable controller of each processor of brushing BIOS storer to be set to represent to ask the value of interrupting; So that corresponding from thread when poll detects the value of said expression requesting terminal, should be waken and removed up the value the said interrupt request register from thread.
3. method according to claim 1 is characterized in that, said waking up comprising from thread of the said processor of writing with a brush dipped in Chinese ink appointment in the order:
The value that setting wakes memory variable up is the sign from process of the processor that need wake up, with wake up memory variable value was identified from process, and remove the said value of waking memory variable up.
4. according to any described method in the claim 1 to 3, it is characterized in that this method also comprises:
Writing with a brush dipped in Chinese ink before the needs of appointment are write with a brush dipped in Chinese ink in the order BIOS file is read in the internal memory said, the BIOS file that inspection need be write with a brush dipped in Chinese ink whether complete and whether with the platform coupling of current processor.
5. according to any described method in the claim 1 to 4, it is characterized in that this method also comprises:
The notice of having write with a brush dipped in Chinese ink the BIOS storer from the process transmission of each processor that reception is waken up;
Whether the current BIOS file of the BIOS storer that inspection is write with a brush dipped in Chinese ink is consistent with the BIOS file that needs are write with a brush dipped in Chinese ink.
6. a processor is characterized in that, comprising:
Write with a brush dipped in Chinese ink the order receiving element, be used for receiving and write with a brush dipped in Chinese ink order;
The BIOS file reads in the unit, is used for the BIOS file that the said needs of writing with a brush dipped in Chinese ink the order appointment are write with a brush dipped in Chinese ink is read in the internal memory;
Wakeup unit; Be used for waking up said each processor of writing with a brush dipped in Chinese ink the order appointment from thread; And the destination address of waking up to quilt that is sent in brushing BIOS file its corresponding BIOS storer from thread; By by the processor that waken up from thread according to the destination address that receives separately, the parallel brushing BIOS file at each self-corresponding BIOS goal address of memory place.
7. processor according to claim 6 is characterized in that, said wakeup unit specifically comprises:
Interrupt request register is provided with the unit; Needing to be used for the value of interrupt request register of interruptable controller of each processor of brushing BIOS storer to be set to represent to ask the value of interrupting; So that correspondence is when representing the value of requesting terminal from thread in the value that poll detects the terminal request register of its processor; Waken up, and removed the value in the said interrupt request register.
8. processor according to claim 6 is characterized in that, said wakeup unit specifically comprises:
Wake memory variable up the unit be set, be used to be provided with the value of waking memory variable up sign from process for each processor that need wake up, with wake up memory variable value was identified from process, and remove the said value of waking memory variable up.
9. according to any described processor in the claim 6 to 8, it is characterized in that this processor also comprises:
First inspection unit, be used to check the BIOS file that need write with a brush dipped in Chinese ink whether complete and whether with the platform coupling of current processor.
10. according to any described processor in the claim 6 to 8, it is characterized in that this processor also comprises:
Write with a brush dipped in Chinese ink the notice receiving element that finishes, be used to receive the notice of having write with a brush dipped in Chinese ink the BIOS storer from the process transmission of each processor that is waken up;
Second inspection unit is used to check that the current BIOS file of the BIOS storer of being write with a brush dipped in Chinese ink is whether consistent with the BIOS file that needs are write with a brush dipped in Chinese ink.
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| PCT/CN2011/079196 WO2012106954A1 (en) | 2011-08-31 | 2011-08-31 | Method and device for flashing basic input output system memory of multi-processor |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN102725731A true CN102725731A (en) | 2012-10-10 |
| CN102725731B CN102725731B (en) | 2014-12-03 |
Family
ID=46638140
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201180002073.9A Expired - Fee Related CN102725731B (en) | 2011-08-31 | 2011-08-31 | Method and device for flashing basic input output system memory of multi-processor |
Country Status (2)
| Country | Link |
|---|---|
| CN (1) | CN102725731B (en) |
| WO (1) | WO2012106954A1 (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103020514A (en) * | 2012-12-24 | 2013-04-03 | 潍柴动力股份有限公司 | Method and system for programming controller |
Citations (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20040186988A1 (en) * | 2003-03-18 | 2004-09-23 | American Megatrends, Inc. | Method, system, and computer-readable medium for updating memory devices in a multi-processor computer system |
| JP2006178909A (en) * | 2004-12-24 | 2006-07-06 | Tdk Corp | Memory controller, flash memory system and method for controlling flash memory |
| CN1890634A (en) * | 2003-10-06 | 2007-01-03 | 英特尔公司 | Optimization of SMI handling and initialization |
| CN1894663A (en) * | 2003-06-30 | 2007-01-10 | 英特尔公司 | Parallel execution of enhanced EFI based BIOS drivers on a multi-processor or hyper-threading enabled platform |
| CN1916849A (en) * | 2006-09-04 | 2007-02-21 | 华为技术有限公司 | Method for initializing system of multile processors, and system of multile processors |
| CN101183311A (en) * | 2007-12-21 | 2008-05-21 | 上海华为技术有限公司 | Method and device of multithread load application version program |
| CN101609406A (en) * | 2009-07-17 | 2009-12-23 | 浪潮电子信息产业股份有限公司 | A kind of method of multi-BIOS mapping parallel initialization |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6886109B2 (en) * | 2001-05-18 | 2005-04-26 | Hewlett-Packard Development Company, L.P. | Method and apparatus for expediting system initialization |
| CN101470657A (en) * | 2007-12-28 | 2009-07-01 | 英业达股份有限公司 | Verification method for BIOS refreshing content |
-
2011
- 2011-08-31 WO PCT/CN2011/079196 patent/WO2012106954A1/en active Application Filing
- 2011-08-31 CN CN201180002073.9A patent/CN102725731B/en not_active Expired - Fee Related
Patent Citations (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20040186988A1 (en) * | 2003-03-18 | 2004-09-23 | American Megatrends, Inc. | Method, system, and computer-readable medium for updating memory devices in a multi-processor computer system |
| CN1894663A (en) * | 2003-06-30 | 2007-01-10 | 英特尔公司 | Parallel execution of enhanced EFI based BIOS drivers on a multi-processor or hyper-threading enabled platform |
| CN1890634A (en) * | 2003-10-06 | 2007-01-03 | 英特尔公司 | Optimization of SMI handling and initialization |
| JP2006178909A (en) * | 2004-12-24 | 2006-07-06 | Tdk Corp | Memory controller, flash memory system and method for controlling flash memory |
| CN1916849A (en) * | 2006-09-04 | 2007-02-21 | 华为技术有限公司 | Method for initializing system of multile processors, and system of multile processors |
| CN101183311A (en) * | 2007-12-21 | 2008-05-21 | 上海华为技术有限公司 | Method and device of multithread load application version program |
| CN101609406A (en) * | 2009-07-17 | 2009-12-23 | 浪潮电子信息产业股份有限公司 | A kind of method of multi-BIOS mapping parallel initialization |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103020514A (en) * | 2012-12-24 | 2013-04-03 | 潍柴动力股份有限公司 | Method and system for programming controller |
| CN103020514B (en) * | 2012-12-24 | 2016-01-06 | 潍柴动力股份有限公司 | A kind of method and system writing with a brush dipped in Chinese ink controller |
Also Published As
| Publication number | Publication date |
|---|---|
| WO2012106954A1 (en) | 2012-08-16 |
| CN102725731B (en) | 2014-12-03 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US11042297B2 (en) | Techniques to configure a solid state drive to operate in a storage mode or a memory mode | |
| US10649935B2 (en) | Deferred inter-processor interrupts | |
| CN109885343B (en) | Controller low-power-consumption starting method and device, computer equipment and storage medium | |
| CN109739563B (en) | Terminal control method, device, system and storage medium | |
| US8884906B2 (en) | Offloading touch processing to a graphics processor | |
| US7493435B2 (en) | Optimization of SMI handling and initialization | |
| CN105765541A (en) | Control device for a motor vehicle | |
| JP2018534675A (en) | Task subgraph acceleration by remapping synchronization | |
| US8996788B2 (en) | Configurable flash interface | |
| JP2015156205A (en) | Information processing device, and control method therein | |
| CN103677885A (en) | ARM FLASH simple program programming method | |
| CN102736928B (en) | Fast wake-up computer system method and computer system | |
| CN203455832U (en) | Electronic device | |
| TWI771574B (en) | Semiconductor device and semiconductor system | |
| JP2007206933A (en) | Information processor, boot loader generation method and program transfer method in information processor | |
| CN102725731B (en) | Method and device for flashing basic input output system memory of multi-processor | |
| CN112965755A (en) | Method and device for initializing multi-core processor, electronic equipment and storage medium | |
| US9984016B2 (en) | Systems and methods for hardware arbitration of a communications bus | |
| US20170038791A1 (en) | Clock management unit, integrated circuit including the clock management unit, system on chip, and method of operating the system on chip | |
| WO2013052112A1 (en) | System and method for performance optimization in usb operations | |
| CN103218031A (en) | Electronic device and sleep method | |
| JP6206524B2 (en) | Data transfer device, data transfer method, and program | |
| US20240103601A1 (en) | Power management chip, electronic device having the same, and operating method thereof | |
| CN113360192A (en) | Thermal cache identification method and device, storage medium and electronic equipment | |
| CN115729601A (en) | Firmware updating method, device, equipment and computer readable storage medium |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20141203 Termination date: 20190831 |