CN102722600A - Method for calculating chip power consumption - Google Patents
Method for calculating chip power consumption Download PDFInfo
- Publication number
- CN102722600A CN102722600A CN2012101350291A CN201210135029A CN102722600A CN 102722600 A CN102722600 A CN 102722600A CN 2012101350291 A CN2012101350291 A CN 2012101350291A CN 201210135029 A CN201210135029 A CN 201210135029A CN 102722600 A CN102722600 A CN 102722600A
- Authority
- CN
- China
- Prior art keywords
- logic gate
- input
- chip
- probability
- power
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management
Landscapes
- Design And Manufacture Of Integrated Circuits (AREA)
Abstract
The invention discloses a method for calculating chip power consumption. The method comprises the following steps: A, selecting the technology and the working voltage of a chip, and carrying out SPICE simulation on logic gate standard cells under the technology in different input states; B, according to a simulation result, for each logic gate standard cell, establishing a lookup table of the input states corresponding to leakage power consumptions; C, reading the logic gate in the circuit meshwork list of the chip, and determining that the logic gate input is the total input of the chip or the output of other logic gates; D, according to a determination result, calculating the probability of each input equal to (0) or (1) of the logic gate; E, according to the corresponding relation of the input states of the logic gate and leakage power consumptions and the probability of logic gate input states, calculating the leakage power consumption of the logic gate; and F, traversing the logic gates of the chip to obtain the leakage power consumption of each logic gate, and accumulating the obtained leakage power consumptions of the logic gates to obtain the leakage power consumption of the chip. The method of the invention can improve calculation accuracy of the chip power consumption based on a statistical sense.
Description
Technical field
The present invention relates to the SIC (semiconductor integrated circuit) technical field, relate in particular to a kind of computing method of chip power-consumption.
Background technology
Current, along with constantly reducing of chip features size, the leakage power of chip proportion in whole power consumption is increasing, and the chip leakage power is mainly caused by the leakage current of metal-oxide-semiconductor.The metal-oxide-semiconductor leakage current mainly is made up of sub-threshold current leakage, gate oxide leakage current and substrate leakage current.Sub-threshold current leakage is dominate in three kinds of leakage currents, and the statistical computation mode of three kinds of electric currents is about the same, therefore, carries out the major part that has been calculated to be power consumption analysis based on the sub-threshold current leakage of statistics.
Chip power-consumption analysis based on statistics is a kind of method of the overall power of chip being assessed in the gate level netlist stage of Design of Digital Integrated Circuit.For a certain special process, estimate chip power-consumption for circuit optimization and all fabulous directive property effect of layout design afterwards, thereby become necessary part in the Design of Digital Integrated Circuit.Current, more international bigger EDA company such as Cadence, Synopsys has the power consumption analysis instrument of oneself; The content of analyzing comprises the power consumption size; Variance, probability density function (Probability Density Function) etc., the power consumption size is wherein most basic part.
At present, handle by following two kinds of methods usually based on statistical power consumption analysis:
1. for a certain concrete cmos logic gate, suppose that the probability of its various input states is identical (, to be input as 00 as for two input nand gates; 01,10,11 probability is 1/4); When adding up its power consumption, the power consumption of its different input states is pressed the equiprobability weighted sum;
2. carry out equiprobability for different input states and distribute, for any cmos logic gate, will be from the output node to ground between the identical input state of conducting metal-oxide-semiconductor quantity merge.
Summary of the invention
The technical matters that (one) will solve
The technical matters that the present invention will solve is: a kind of computing method of chip power-consumption are provided, and it can improve the computational accuracy based on the chip power-consumption on the statistical significance.
(2) technical scheme
For addressing the above problem, the invention provides a kind of computing method of chip power-consumption, may further comprise the steps:
A: the technology and the WV of selected chip, the logic gate standard block under this technology is carried out SPICE emulation under different input states;
B: according to simulation result, for each logic gate standard block is set up input state and the corresponding look-up table of leakage power;
C: read the logic gate in the circuit meshwork list of chip, each input of this logic gate is judged that it is that total input of chip still is the output of other logic gates;
D: the probability that equals < 0>or < 1>according to each input of this logic gate of judged result calculating;
E:, calculate the leakage power of this logic gate according to each input state and the corresponding relation of leakage power and the probability of this each input state of logic gate of this logic gate in the look-up table;
F: each logic gate is obtained the leakage power of each logic gate in the traversal chip, and the leakage power of each logic gate of obtaining is added up obtains the leakage power of chip.
In the computing method of aforesaid chip power-consumption, said step D further comprises: if the total input that is input as chip of this logic gate, then to equal the probability of < 0>or < 1>be 1/2 in this input;
If the output that is input as logic gate A of this logic gate, computational logic door A is output as the probability of < 0>or < 1 >, as the step of the corresponding probability of importing of this logic gate.
In the computing method of aforesaid chip power-consumption, computational logic door A is output as<0>Or<1>Probability, further comprise: the probability of establishing each input state of logic gate A is 1/2
NStep, N is the input number of logic gate A.
In the computing method of aforesaid chip power-consumption, said step e further comprises: the leakage power under the different input states of this logic gate is carried out the step that the leakage power of this logic gate is obtained in weighted sum according to the probability of input state.
In the computing method of aforesaid chip power-consumption, said steps A also comprises: the step of obtaining the sub-threshold current leakage of logic gate standard block under different input states.
In the computing method of aforesaid chip power-consumption, said step B further comprises: for the logic gate standard block of N input, set up 2
NThe step of individual input state and the corresponding look-up table of leakage power.
(3) beneficial effect
When calculating based on the chip power-consumption on the statistical significance; Always import the input state of deducing each from chip fully and need specific circuit structure (combinational circuit); And can add intensive, and give no thought to the input and output annexation between the logic gate, then can cause the error of calculation bigger.The present invention can significantly reduce the error of calculation with the two consideration that combines under the situation that increases the low computational effort amount, can be easy to be generalized to simultaneously two kinds of computing method in addition.
Description of drawings
Fig. 1 is the process flow diagram of the computing method of chip power-consumption described in the embodiment of the present invention;
Fig. 2 is the schematic diagram of the computing method of chip power-consumption described in the embodiment of the present invention.
Embodiment
Below in conjunction with accompanying drawing and embodiment, specific embodiments of the invention describes in further detail.Following examples are used to explain the present invention, but are not used for limiting scope of the present invention.
Shown in Fig. 1-2, the computing method of a kind of chip power-consumption of the present invention may further comprise the steps:
A: selected a certain special process and WV; To the logic gate standard block under this technology: like two input nand gate NAND2 etc.; (< 00 >, < 01 >, < 10>under different input states; < 11 >) carry out SPICE emulation, also can obtain the sub-threshold current leakage of logic gate standard block under different input states;
B: according to simulation result, for each logic gate standard block is set up input state and the corresponding look-up table of leakage power (Look-Up-Table).For the logic gate standard block of N input, set up 2
NThe corresponding look-up table of individual input state and leakage power;
C: for a certain circuit meshwork list (like ISCAS85 Benchmark) of chip, the delegation that reads the net table judges that its total input that is input as chip still is the output of other logic gates; (G9 G5), representes two input nand gates, is input as G9, and G5 is output as G15 like G15=NAND.Judge that G9 and G5 are the total input of chip or the output of other logic gates;
D: if the total input that is input as chip of this logic gate, then to equal the probability of < 0>or < 1>be 1/2 in this input;
If the output that is input as other logic gates A of this logic gate, the probability of setting each input state of logic gate A is 1/2
N, wherein N is the input number of logic gate A, and computational logic door A output state does in view of the above<0>Or<1>Probability, as the state probability of the corresponding input of this NAND logic gate;
E:, calculate the leakage power of this logic gate, that is: according to each input state and the corresponding relation of leakage power and the probability of this each input state of logic gate of this logic gate in the look-up table
P wherein
Gate.iThe leakage power of presentation logic door i, p (n) expression input state is the probability of n, input state is the leakage power of n in P (n) the expression look-up table.(n is expressed as scale-of-two in the look-up table)
F: according to step C-E; Traversal each logic gate in the chip, and to the leakage power of each logic gate of obtaining add up just can obtain entire chip leakage power for
wherein W be the number that Benchmark comprises logic gate.
Use the method for the invention respectively 6 kinds of different chips (Benchmark) to be made an experiment: make total input end of chip produce input vector at random, carry out revision test 1000 times, experimental result is as shown in table 1.Can find out by table 1, adopt the error of the inventive method computing chip power consumption obviously to reduce.
Table 1
Wherein, Random input sampling refers to produce input vector at random at total input end of benchmark (chip), carries out revision test 1000 times;
The state of Total input 1/2 each total input end of finger setting is 1/2 for the probability of < 0>or < 1 >, deduces the probability of calculating each different input state from total input;
The state that Gate input 1/2 refers to set each input end of each is 1/2 for the probability of < 0>or < 1 >;
My method is a method used in the present invention.
Above embodiment only is used to explain the present invention; And be not limitation of the present invention; The those of ordinary skill in relevant technologies field under the situation that does not break away from the spirit and scope of the present invention, can also be made various variations and modification; Therefore all technical schemes that are equal to also belong to category of the present invention, and scope of patent protection of the present invention should be defined by the claims.
Claims (6)
1. the computing method of a chip power-consumption is characterized in that, may further comprise the steps:
A: the technology and the WV of selected chip, the logic gate standard block under this technology is carried out SPICE emulation under different input states;
B: according to simulation result, for each logic gate standard block is set up input state and the corresponding look-up table of leakage power;
C: read the logic gate in the circuit meshwork list of chip, each input of this logic gate is judged that it is that total input of chip still is the output of other logic gates;
D: the probability that equals < 0>or < 1>according to each input of this logic gate of judged result calculating;
E:, calculate the leakage power of this logic gate according to each input state and the corresponding relation of leakage power and the probability of this each input state of logic gate of this logic gate in the look-up table;
F: each logic gate is obtained the leakage power of each logic gate in the traversal chip, and the leakage power of each logic gate of obtaining is added up obtains the leakage power of chip.
2. the computing method of chip power-consumption as claimed in claim 1 is characterized in that, said step D further comprises: if the total input that is input as chip of this logic gate, then to equal the probability of < 0>or < 1>be 1/2 in this input;
If the output that is input as logic gate A of this logic gate, computational logic door A is output as the probability of < 0>or < 1 >, as the step of the corresponding probability of importing of this logic gate.
3. the computing method of chip power-consumption as claimed in claim 2 is characterized in that, computational logic door A is output as the probability of < 0>or < 1 >, further comprises: the probability of establishing each input state of logic gate A is the step of 1/2N, and N is the input number of logic gate A.
4. the computing method of chip power-consumption as claimed in claim 1; It is characterized in that said step e further comprises: the leakage power under the different input states of this logic gate is carried out the step that the leakage power of this logic gate is obtained in weighted sum according to the probability of input state.
5. the computing method of chip power-consumption as claimed in claim 1 is characterized in that, said steps A also comprises: the step of obtaining the sub-threshold current leakage of logic gate standard block under different input states.
6. the computing method of chip power-consumption as claimed in claim 1 is characterized in that, said step B further comprises: for the logic gate standard block of N input, set up the step of 2N input state and the corresponding look-up table of leakage power.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201210135029.1A CN102722600B (en) | 2012-04-28 | 2012-04-28 | Method for calculating chip power consumption |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201210135029.1A CN102722600B (en) | 2012-04-28 | 2012-04-28 | Method for calculating chip power consumption |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN102722600A true CN102722600A (en) | 2012-10-10 |
| CN102722600B CN102722600B (en) | 2014-04-23 |
Family
ID=46948361
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201210135029.1A Active CN102722600B (en) | 2012-04-28 | 2012-04-28 | Method for calculating chip power consumption |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN102722600B (en) |
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN104424377A (en) * | 2013-08-30 | 2015-03-18 | 台湾积体电路制造股份有限公司 | System and method for leakage estimation for standard integrated circuit cells with shared polycrystalline silicon-on-oxide definition-edge (pode) |
| CN110619168A (en) * | 2019-09-11 | 2019-12-27 | 上海高性能集成电路设计中心 | Super-large-scale chip information analysis method based on netlist |
| CN113988469A (en) * | 2021-11-17 | 2022-01-28 | 海光信息技术股份有限公司 | Method and device for predicting static power consumption of chip, electronic equipment and storage medium |
| CN115792364A (en) * | 2023-02-07 | 2023-03-14 | 南京美斯玛微电子技术有限公司 | Power consumption calculation method based on standby state analysis |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101533424A (en) * | 2009-04-14 | 2009-09-16 | 清华大学 | Gate replacing method for easing aging of integrated circuit and reducing leakage power consumption |
| CN101980224A (en) * | 2010-11-05 | 2011-02-23 | 清华大学 | Method for calculating static power consumption of integrated circuit during floating of preparation process |
| CN102314525A (en) * | 2010-06-30 | 2012-01-11 | 中国科学院微电子研究所 | Low-power-consumption circuit design optimization method |
-
2012
- 2012-04-28 CN CN201210135029.1A patent/CN102722600B/en active Active
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101533424A (en) * | 2009-04-14 | 2009-09-16 | 清华大学 | Gate replacing method for easing aging of integrated circuit and reducing leakage power consumption |
| CN102314525A (en) * | 2010-06-30 | 2012-01-11 | 中国科学院微电子研究所 | Low-power-consumption circuit design optimization method |
| CN101980224A (en) * | 2010-11-05 | 2011-02-23 | 清华大学 | Method for calculating static power consumption of integrated circuit during floating of preparation process |
Non-Patent Citations (2)
| Title |
|---|
| 严立雄: "估计CMOS VLSI芯片的功耗", 《微处理机》 * |
| 孙海涛，赵强，刘洁: "集成电路加密芯片功耗泄漏分析", 《科学技术与工程》 * |
Cited By (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN104424377A (en) * | 2013-08-30 | 2015-03-18 | 台湾积体电路制造股份有限公司 | System and method for leakage estimation for standard integrated circuit cells with shared polycrystalline silicon-on-oxide definition-edge (pode) |
| CN104424377B (en) * | 2013-08-30 | 2018-02-13 | 台湾积体电路制造股份有限公司 | The system and method that the leakage of standard integrated circuit unit with shared PODE is estimated |
| CN110619168A (en) * | 2019-09-11 | 2019-12-27 | 上海高性能集成电路设计中心 | Super-large-scale chip information analysis method based on netlist |
| CN110619168B (en) * | 2019-09-11 | 2023-08-11 | 上海高性能集成电路设计中心 | Ultra-large scale chip information analysis method based on netlist |
| CN113988469A (en) * | 2021-11-17 | 2022-01-28 | 海光信息技术股份有限公司 | Method and device for predicting static power consumption of chip, electronic equipment and storage medium |
| CN115792364A (en) * | 2023-02-07 | 2023-03-14 | 南京美斯玛微电子技术有限公司 | Power consumption calculation method based on standby state analysis |
Also Published As
| Publication number | Publication date |
|---|---|
| CN102722600B (en) | 2014-04-23 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| Magen et al. | Interconnect-power dissipation in a microprocessor | |
| Yang et al. | Approximate XOR/XNOR-based adders for inexact computing | |
| Pandey et al. | Low power VLSI circuit design with efficient HDL coding | |
| CN102722600B (en) | Method for calculating chip power consumption | |
| Verma et al. | More precise FPGA power estimation and validation tool (FPEV_Tool) for low power applications | |
| Maleknejad et al. | A CNFET-based hybrid multi-threshold 1-bit full adder design for energy efficient low power applications | |
| Wairya et al. | Ultra low voltage high speed 1-bit CMOS adder | |
| Senthilpari et al. | Proposed low power, high speed adder-based 65-nm Square root circuit | |
| Narasimhan et al. | Variability aware low-power delay optimal buffer insertion for global interconnects | |
| Chun et al. | Transistor and pin reordering for leakage reduction in CMOS circuits | |
| US8707244B1 (en) | Methods and systems for performing signal activity extraction | |
| Mirzaee et al. | Optimized adder cells for ternary ripple-carry addition | |
| Monteiro et al. | Power analysis and optimization from circuit to register-transfer levels | |
| Mohan et al. | Area and energy-efficient 4-2 compressor design for tree multiplier implementation | |
| Ratkovic et al. | Physical vs. physically-aware estimation flow: case study of design space exploration of adders | |
| Hsu et al. | Crosstalk-aware multi-bit flip-flop generation for power optimization | |
| CN102611429B (en) | Summing device of SET/MOS (Single Electron Transistor/Metal Oxide Semiconductor) mixed structure based on threshold logic | |
| CN113868991A (en) | Design method of digital standard unit under near-threshold power supply voltage | |
| Lin et al. | Critical-path aware power consumption optimization methodology (CAPCOM) using mixed-V TH cells for low-power SOC designs | |
| Belhadj et al. | Power-aware FPGA design | |
| Schumacher et al. | Fast RTL power estimation for FPGA designs | |
| Garg et al. | Low Power Full Adder using 9T Structure | |
| Tripathi et al. | Performance evaluation of low power carry save adder for vlsi applications | |
| Chentouf et al. | Power-aware hold optimization for ASIC physical synthesis | |
| Haataja | Register-transfer level power estimation and reduction methodologies of digital system-on-chip building blocks |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant |