CN102598001B - 用于执行对逻辑设计的分析的方法和系统 - Google Patents
用于执行对逻辑设计的分析的方法和系统 Download PDFInfo
- Publication number
- CN102598001B CN102598001B CN201080046143.6A CN201080046143A CN102598001B CN 102598001 B CN102598001 B CN 102598001B CN 201080046143 A CN201080046143 A CN 201080046143A CN 102598001 B CN102598001 B CN 102598001B
- Authority
- CN
- China
- Prior art keywords
- design
- initial
- behavior
- instantaneous
- logical design
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
- G06F30/32—Circuit design at the digital level
- G06F30/33—Design verification, e.g. functional simulation or model checking
- G06F30/3323—Design verification, e.g. functional simulation or model checking using formal methods, e.g. equivalence checking or property checking
Abstract
Description
Claims (23)
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/580,330 US8327302B2 (en) | 2009-10-16 | 2009-10-16 | Techniques for analysis of logic designs with transient logic |
US12/580,330 | 2009-10-16 | ||
PCT/EP2010/064814 WO2011045203A1 (en) | 2009-10-16 | 2010-10-05 | Techniques for analysis of logic designs with transient logic |
Publications (2)
Publication Number | Publication Date |
---|---|
CN102598001A CN102598001A (zh) | 2012-07-18 |
CN102598001B true CN102598001B (zh) | 2014-09-10 |
Family
ID=43500238
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201080046143.6A Expired - Fee Related CN102598001B (zh) | 2009-10-16 | 2010-10-05 | 用于执行对逻辑设计的分析的方法和系统 |
Country Status (4)
Country | Link |
---|---|
US (1) | US8327302B2 (zh) |
CN (1) | CN102598001B (zh) |
TW (1) | TW201140357A (zh) |
WO (1) | WO2011045203A1 (zh) |
Families Citing this family (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20100218150A1 (en) * | 2009-02-26 | 2010-08-26 | International Business Machines Corporation | Logic Design Verification Techniques for Liveness Checking |
US8255848B2 (en) * | 2009-02-27 | 2012-08-28 | International Business Machines Corporation | Logic design verification techniques for liveness checking with retiming |
US8296695B1 (en) * | 2010-06-11 | 2012-10-23 | Altera Corporation | Method and apparatus for performing fast incremental resynthesis |
US8418106B2 (en) * | 2010-08-31 | 2013-04-09 | International Business Machines Corporation | Techniques for employing retiming and transient simplification on netlists that include memory arrays |
US8418119B2 (en) * | 2011-05-10 | 2013-04-09 | International Business Machines Corporation | Logical circuit netlist reduction and model simplification using simulation results containing symbolic values |
US8443314B1 (en) | 2012-02-23 | 2013-05-14 | International Business Machines Corporation | Abstraction level-preserving conversion of flip-flop-inferred hardware description language (HDL) to instantiated HDL |
US9141738B2 (en) * | 2012-06-04 | 2015-09-22 | Reveal Design Automation | Sequential non-deterministic detection in hardware design |
WO2014052936A1 (en) * | 2012-09-28 | 2014-04-03 | Arteris SAS | Automatic safety logic insertion |
US9268889B2 (en) * | 2013-12-05 | 2016-02-23 | International Business Machines Corporation | Verification of asynchronous clock domain crossings |
CN108140058A (zh) | 2015-06-05 | 2018-06-08 | 恩都冉科技 | Pdn实施及数字共合成的集成系统 |
US10027328B2 (en) * | 2015-09-11 | 2018-07-17 | Lattice Semiconductor Corporation | Multiplexer reduction for programmable logic devices |
US10073938B2 (en) * | 2016-06-29 | 2018-09-11 | International Business Machines Corporation | Integrated circuit design verification |
US10289798B1 (en) * | 2017-09-28 | 2019-05-14 | Cadence Design Systems, Inc. | System, method, and computer program product for property clustering associated with formal verification of an electronic circuit design |
US10540468B1 (en) | 2018-07-11 | 2020-01-21 | International Business Machines Corporation | Verification complexity reduction via range-preserving input-to-constant conversion |
US10769331B2 (en) | 2018-07-12 | 2020-09-08 | International Business Machines Corporation | Verification algorithm engine selection |
CN113962176B (zh) * | 2021-12-22 | 2022-03-01 | 中科亿海微电子科技(苏州)有限公司 | 经三模冗余处理后的网表文件正确性验证方法及装置 |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN100543757C (zh) * | 2007-11-09 | 2009-09-23 | 北京航空航天大学 | 高可靠性数字集成电路设计方法 |
Family Cites Families (31)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6691078B1 (en) * | 1999-07-29 | 2004-02-10 | International Business Machines Corporation | Target design model behavior explorer |
US6745160B1 (en) * | 1999-10-08 | 2004-06-01 | Nec Corporation | Verification of scheduling in the presence of loops using uninterpreted symbolic simulation |
US6975976B1 (en) * | 2000-03-20 | 2005-12-13 | Nec Corporation | Property specific testbench generation framework for circuit design validation by guided simulation |
US6973420B1 (en) * | 2000-06-30 | 2005-12-06 | Intel Corporation | Digital circuit simulation |
US7117462B2 (en) * | 2000-09-29 | 2006-10-03 | Matsushita Electric Industrial Co., Ltd. | Circuit operation verifying method and apparatus |
US6920583B1 (en) * | 2001-06-15 | 2005-07-19 | Verisity Ltd. | System and method for compiling temporal expressions |
US7020856B2 (en) * | 2002-05-03 | 2006-03-28 | Jasper Design Automation, Inc. | Method for verifying properties of a circuit model |
US7127384B2 (en) * | 2002-08-27 | 2006-10-24 | Freescale Semiconductor, Inc. | Fast simulation of circuitry having SOI transistors |
US6944838B2 (en) * | 2003-02-03 | 2005-09-13 | Cadence Design Systems, Inc. | Method and system for design verification using proof-partitioning |
US7203919B2 (en) * | 2003-03-19 | 2007-04-10 | Peter Suaris | Retiming circuits using a cut-based approach |
US7120883B1 (en) * | 2003-05-27 | 2006-10-10 | Altera Corporation | Register retiming technique |
US7181703B1 (en) * | 2003-07-22 | 2007-02-20 | Altera Corporation | Techniques for automated sweeping of parameters in computer-aided design to achieve optimum performance and resource usage |
US7340702B2 (en) * | 2003-07-23 | 2008-03-04 | Cadence Design Systems, Inc. | Method and apparatus for induction proof |
US20050193304A1 (en) * | 2003-12-19 | 2005-09-01 | Board Of Regents, The University Of Texas System | Circuit modeling apparatus, systems, and methods |
US7412674B1 (en) * | 2004-03-26 | 2008-08-12 | Jasper Design Automation | System and method for measuring progress for formal verification of a design using analysis region |
US7743350B2 (en) * | 2004-05-21 | 2010-06-22 | Fujitsu Limited | Verifying one or more properties of a design using SAT-based BMC |
US7356789B2 (en) * | 2004-06-01 | 2008-04-08 | Tai An Ly | Metastability effects simulation for a circuit description |
US7403884B2 (en) * | 2004-06-08 | 2008-07-22 | International Business Machines Corporation | Transient simulation using adaptive piecewise constant model |
DE102004029944B4 (de) * | 2004-06-21 | 2018-02-15 | Infineon Technologies Ag | Verfahren zur Ermittlung ESD-relevanter Schaltungsteile in einer Schaltung |
US7370292B2 (en) * | 2004-12-14 | 2008-05-06 | International Business Machines Corporation | Method for incremental design reduction via iterative overapproximation and re-encoding strategies |
US7203915B2 (en) * | 2005-03-10 | 2007-04-10 | International Business Machines Corporation | Method for retiming in the presence of verification constraints |
US7412695B1 (en) * | 2005-08-08 | 2008-08-12 | National Semiconductor Corporation | Transient state nodes and a method for their identification |
US20070050740A1 (en) * | 2005-08-29 | 2007-03-01 | Christian Jacobi | Method and System for Performing Functional Formal Verification of Logic Circuits |
US7315996B2 (en) * | 2005-09-22 | 2008-01-01 | International Business Machines Corporation | Method and system for performing heuristic constraint simplification |
US7421669B2 (en) * | 2005-09-27 | 2008-09-02 | International Business Machines Corporation | Using constraints in design verification |
US7743352B2 (en) * | 2006-03-22 | 2010-06-22 | Nec Laboratories America, Inc. | Computer implemented method of high-level synthesis for the efficient verification of computer software |
US8453083B2 (en) * | 2006-07-28 | 2013-05-28 | Synopsys, Inc. | Transformation of IC designs for formal verification |
US7761268B2 (en) * | 2007-05-02 | 2010-07-20 | National Changua University of Education | Non-linear transient analysis module and method for phase locked loop |
US8104000B2 (en) * | 2008-10-27 | 2012-01-24 | Synopsys, Inc. | Method and apparatus for memory abstraction and for word level net list reduction and verification using same |
US20100218150A1 (en) * | 2009-02-26 | 2010-08-26 | International Business Machines Corporation | Logic Design Verification Techniques for Liveness Checking |
US8255848B2 (en) * | 2009-02-27 | 2012-08-28 | International Business Machines Corporation | Logic design verification techniques for liveness checking with retiming |
-
2009
- 2009-10-16 US US12/580,330 patent/US8327302B2/en active Active
-
2010
- 2010-10-01 TW TW099133566A patent/TW201140357A/zh unknown
- 2010-10-05 WO PCT/EP2010/064814 patent/WO2011045203A1/en active Application Filing
- 2010-10-05 CN CN201080046143.6A patent/CN102598001B/zh not_active Expired - Fee Related
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN100543757C (zh) * | 2007-11-09 | 2009-09-23 | 北京航空航天大学 | 高可靠性数字集成电路设计方法 |
Also Published As
Publication number | Publication date |
---|---|
WO2011045203A1 (en) | 2011-04-21 |
CN102598001A (zh) | 2012-07-18 |
TW201140357A (en) | 2011-11-16 |
US8327302B2 (en) | 2012-12-04 |
US20110093825A1 (en) | 2011-04-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN102598001B (zh) | 用于执行对逻辑设计的分析的方法和系统 | |
US6163876A (en) | Method for verification of RTL generated from scheduled behavior in a high-level synthesis flow | |
JP3858000B2 (ja) | フィルタリング型アプローチを使用する組合せ回路の検証方法 | |
Bergmann et al. | Incremental pattern matching in the VIATRA model transformation system | |
Bomanson et al. | Normalizing cardinality rules using merging and sorting constructions | |
US20140330758A1 (en) | Formal verification result prediction | |
Pigorsch et al. | An AIG-based QBF-solver using SAT for preprocessing | |
Fuhs et al. | Verifying procedural programs via constrained rewriting induction | |
Fernandez-Amoros et al. | A scalable approach to exact model and commonality counting for extended feature models | |
González et al. | Test data generation for model transformations combining partition and constraint analysis | |
US11409916B2 (en) | Methods and apparatus for removing functional bugs and hardware trojans for integrated circuits implemented by field programmable gate array (FPGA) | |
Dong et al. | WebRobot: web robotic process automation using interactive programming-by-demonstration | |
Stephan et al. | Identifying instances of model design patterns and antipatterns using model clone detection | |
US9501597B2 (en) | Elimination of illegal states within equivalence checking | |
Nalla et al. | The art of semi-formal bug hunting | |
Slivovsky | Quantified CDCL with universal resolution | |
Possani et al. | Parallel combinational equivalence checking | |
Lazreg et al. | Assessing the functional feasibility of variability-intensive data flow-oriented systems | |
Hostettler | High-level Petri net model checking: the symbolic way | |
Meyer et al. | Embedding hindsight reasoning in separation logic | |
Kaiser et al. | BDD complexity reduction by component fault trees | |
Gómez-Abajo et al. | Automated engineering of domain-specific metamorphic testing environments | |
Coward et al. | Datapath Verification via Word-Level E-Graph Rewriting | |
Ouared et al. | COMORP: Rapid prototyping for mathematical database cost models development | |
Li et al. | Functional vectors generation for RT-level Verilog descriptions based on path enumeration and constraint logic programming |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
TR01 | Transfer of patent right | ||
TR01 | Transfer of patent right |
Effective date of registration: 20171025 Address after: Grand Cayman, Cayman Islands Patentee after: GLOBALFOUNDRIES INC. Address before: American New York Patentee before: Core USA second LLC Effective date of registration: 20171025 Address after: American New York Patentee after: Core USA second LLC Address before: American New York Patentee before: International Business Machines Corp. |
|
CF01 | Termination of patent right due to non-payment of annual fee | ||
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20140910 Termination date: 20191005 |