CN102507009A - Debugging device used for simulating thermal imager operation - Google Patents
Debugging device used for simulating thermal imager operation Download PDFInfo
- Publication number
- CN102507009A CN102507009A CN2011103015912A CN201110301591A CN102507009A CN 102507009 A CN102507009 A CN 102507009A CN 2011103015912 A CN2011103015912 A CN 2011103015912A CN 201110301591 A CN201110301591 A CN 201110301591A CN 102507009 A CN102507009 A CN 102507009A
- Authority
- CN
- China
- Prior art keywords
- fifo
- module
- data
- cache
- card
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000001931 thermography Methods 0.000 claims description 69
- 230000005540 biological transmission Effects 0.000 claims description 18
- 238000000034 method Methods 0.000 claims description 18
- 230000008569 process Effects 0.000 claims description 16
- 238000012545 processing Methods 0.000 claims description 13
- 238000000605 extraction Methods 0.000 claims description 9
- 239000000284 extract Substances 0.000 claims description 8
- 230000008859 change Effects 0.000 claims description 6
- 230000006870 function Effects 0.000 claims description 6
- 230000000630 rising effect Effects 0.000 claims description 4
- 238000001914 filtration Methods 0.000 claims description 3
- 102100026816 DNA-dependent metalloprotease SPRTN Human genes 0.000 claims description 2
- 101710175461 DNA-dependent metalloprotease SPRTN Proteins 0.000 claims description 2
- 229920000515 polycarbonate Polymers 0.000 abstract 3
- 239000004417 polycarbonate Substances 0.000 abstract 3
- 238000002474 experimental method Methods 0.000 description 5
- 230000000694 effects Effects 0.000 description 4
- 238000006243 chemical reaction Methods 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- 238000003384 imaging method Methods 0.000 description 2
- 238000003331 infrared imaging Methods 0.000 description 2
- 230000003993 interaction Effects 0.000 description 2
- 239000004033 plastic Substances 0.000 description 2
- 229920003023 plastic Polymers 0.000 description 2
- 238000005057 refrigeration Methods 0.000 description 2
- 238000011160 research Methods 0.000 description 2
- 238000004088 simulation Methods 0.000 description 2
- 230000000007 visual effect Effects 0.000 description 2
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 description 1
- 230000008901 benefit Effects 0.000 description 1
- 239000004568 cement Substances 0.000 description 1
- 238000013461 design Methods 0.000 description 1
- 238000001514 detection method Methods 0.000 description 1
- 230000008030 elimination Effects 0.000 description 1
- 238000003379 elimination reaction Methods 0.000 description 1
- 238000005286 illumination Methods 0.000 description 1
- 230000010365 information processing Effects 0.000 description 1
- 238000009413 insulation Methods 0.000 description 1
- 230000008092 positive effect Effects 0.000 description 1
- 238000004321 preservation Methods 0.000 description 1
- 230000005855 radiation Effects 0.000 description 1
- 230000004044 response Effects 0.000 description 1
- 230000003595 spectral effect Effects 0.000 description 1
- 230000009897 systematic effect Effects 0.000 description 1
- 230000009885 systemic effect Effects 0.000 description 1
- 229920001169 thermoplastic Polymers 0.000 description 1
- 239000004416 thermosoftening plastic Substances 0.000 description 1
Images
Landscapes
- Radiation Pyrometers (AREA)
Abstract
The invention discloses a debugging device used for simulating thermal imager operation. The debugging device comprises a FPGA (field programmable gate array) controller, a PC (poly carbonate) machine, a monitor, a first SD (secure digital memory) card and a second SD card, wherein a network chip and a network interface are arranged between the FPGA controller and the PC machine; a video coding chip and a video interface are connected between the FPGA controller and the monitor, and a first SD card slot is connected between the FPGA controller and the first SD card; a second SD card slot is connected between the FPGA controller and a second SD card, and a thermal imager interface is connected between the FPGA controller and a thermal infrared imager; and an infrared identification module interface is connected between the FPGA controller and a target recognition module. The debugging device can collect and store a sample image in real time according to a time sequence of a digital interface of the thermal infrared imager, and the stored sample image can be output according to the time sequence of the digital interface of a thermal imager.
Description
Technical field
The present invention relates to a kind of Flame Image Process that is applicable to the infrared identification system; More particularly say; Be meant the debugging apparatus that be used to produce infrared digital signal of a kind of FPDA of employing chip for the basis, this debugging apparatus has substituted the work of thermal imaging system in the existing infrared identification system.
Background technology
Infrared imagery technique is to utilize the infrared radiation difference between background and the target to form scene image, is the current internal and international focus of going up high-tech area research.Infrared imaging system belongs to imaging and passive imaging, therefore has good disguise.It has broken through illumination and the spectral response range visual constraints to human eye, and is therefore farther than visible light systemic effect distance, has stronger smog and sees through ability and antijamming capability, almost can accurate all weather operations.Based on these good characteristics of infrared imaging system, it has been widely used in various military and civilians field.
Based on the target detection of infrared image, be a core technology of application systems such as Infra-Red Search & Track System, precise guidance system, infraed early warning system, big visual field targeted surveillance system, satellite remote sensing system, boats and ships active safety early warning system.That in " infrared ", delivers in February, 2007 is divided into three modules about disclosing a kind of infrared identification system in " Embedded Infrared Target Recognition and Tracking systematic research " by its function: infrared signal acquisition processing module (abbreviation infrared module), Target Recognition tracking module (abbreviation identification module) and embedded main control module (abbreviation main control module).Collection and the A/D conversion of infrared signal acquisition processing module in order to accomplish infrared image; The Target Recognition tracking module receives digital infrared image, dynamic object is searched for automatically, discerns, is followed the tracks of, and processed images and matching result are sent to embedded main control module; Embedded main control module is responsible for the control of total system, and friendly human-computer interaction interface is provided.
Identification module in the infrared identification system; The normal embedded processing plate that adopts carries out image recognition and tracking processing; And because the thermal imaging system sensor in the system mostly is a digital interface, the embedded processing plate often adopts FPGA and DSP structure or independent FPGA structure.There is following problem in debugging for identification module disposable plates hardware and software algorithm:
(1) first step of identification module disposable plates debugging is the sequential according to thermal imaging system, as frame synchronization, row synchronously, data useful signal and clock signal obtain gathering correct infrared image.This step is more consuming time usually; Particularly for the thermal imaging system of high frame frequency; Wiring or the unequal delay that causes of line length physically tend to cause collecting error image on the disposable plates hardware; Frequent debugging needs thermal imaging system to work for a long time, and for the refrigeration mode thermal imaging system of costliness, working long hours influences detector serviceable life.
(2) the infrared identification algorithm needs continuous debugging just can reach best effect, particularly for maneuvering target recognition and tracking under the complex environment, requires algorithm to have good real-time and robustness, needs debugging for a long time.Often take to read sequence image on the PC at present and use the software debugging algorithm, transplant algorithm again after debugging successfully to flush bonding processor, to move.But PC is different with the software runtime environment of embedded processing plate, makes this adjustment method not reach desirable effect.
(3) for high pixel resolution thermal imaging system, every pixel is usually all greater than 8, and commonly used has 14,16, and the image of preserving with the picture form all is 8 on PC.If carry out the precision that image has just been lost in the algorithm debugging, also can influence the debug results of algorithm with 8 images.
(4) when carrying out the outfield experiments chamber, experiment sample is very precious, and because the complicated singularity of environment and the limitation of existing apparatus make these samples of preservation very difficult.
Therefore, to above problem, the present invention proposes a kind of debugging apparatus of simulation thermal infrared imager sequential simple in structure, easy to use, in order to substitute the infrared signal acquisition module, carries out the debugging to infrared identification module.
Summary of the invention
The purpose of this invention is to provide a kind of debugging apparatus that is used to simulate thermal imaging system work, this debugging apparatus is gathered and the storing sample image according to thermal infrared imager digital interface sequential in real time, and can the sample image of storage be exported according to thermal imaging system digital interface sequential.This debugging apparatus adopts the monolithic fpga chip to realize, application HDL hardware description language realization FPGA communicates by letter with each interface; The function that shows " off-line " thermal imaging system of several steps realization through IMAQ, image storage, image reproducing and image; And can realize the simulation of various thermal imaging systems through changing the hardware description language restructural, the internal field and the outfield experiments of infrared identification system had positive effect.
A kind of debugging apparatus that is used to simulate thermal imaging system work of the present invention, this debugging apparatus include FPGA controller (50), PC (10), monitor (20), a SD card (30), the connection of the 2nd SD card (40); Be connected with network chip (10A) and network interface (10B) between FPGA controller (50) and the PC (10); Be connected with video coding chip (20A) and video interface (20B) between FPGA controller (50) and the monitor (20); Be connected with first SD card slot (30A) between a FPGA controller (50) and the SD card (30); Be connected with second SD card slot (40A) between FPGA controller (50) and the 2nd SD card (40); Be connected with thermal imaging system interface (100A) between FPGA controller (50) and the thermal infrared imager; Be connected with infrared identification module interface (200A) between FPGA controller (50) and the Target Recognition module.
Described FPGA controller (50) is divided by the function that realizes and is included sequential receiving interface module (50A), state machine acquisition control module (50B), first cache module (50C), height modular converter (50D), second cache module (50E), coding module (50F), the 3rd cache module (50G), ethernet controller (50H), the 4th cache module (50J), thermal imaging system sequential output module (50K), SD card read-write control module (50L);
Sequential receiving interface module (50A) is used for the digital infrared time sequence information (100) of thermal imaging system output is carried out the clutter filtering, removes burr, eliminates wiring delay, obtains adjusting back time sequence information (512);
State machine acquisition control module (50B) is used for gathering adjusting back time sequence information (512), obtains effective video image information (511);
First cache module (50C) is used to preserve effective video image information (511), calls to make things convenient for SD card read-write control module (50L); The input end of this first cache module (50C) buffer memory is the 14bit data bus, and the output terminal of buffer memory is the data bus of 4bit;
SD card read-write control module (50L) first aspect reads the effective video image information (511) in first cache module (50C); Second aspect is carried out the CRC check position to effective video image information (511) and is loaded, and obtains CRC check image information (51), this CRC check image information (51) be kept in the SD card (30) or the 2nd SD card (40) in; The third aspect is called CRC check image information (51) with the sequential of reading the SD card, obtains sample image information (52) output;
Second cache module (50E) is used for the sample image information (52) of buffer memory SD card read-write control module (50L) output, and exports second and call sample cache information (521) to coding module (50F);
It is that the data layout of 4:2:2 carries out encoding process according to CCIR-656YUV that coding module (50F) calls sample cache information (521) to second, obtains analog video image information (523);
Height modular converter (50D) carries out high pixel resolution to the sample image information (52) of SD card read-write control module (50L) output and converts low pixel resolution to, obtains low pixel resolution image information (531);
The 3rd cache module (50G) is used for the low pixel resolution image information (531) of buffer memory, and exports the 3rd and call sample cache information (532) and give too net controller (50H);
Ethernet controller (50H) calls sample cache information (532) with the 3rd and is transferred to PC (10);
The 4th cache module (50J) is used for the sample image information (52) of buffer memory SD card read-write control module (50L) output, and exports the 4th and call sample cache information (541) to thermal imaging system sequential output module (50K);
Thermal imaging system sequential output module (50K) first aspect is called sample cache information (541) to the 4th and is carried out clock frequency extraction T
K, frame synchronization extracts F
K, row simultaneous extraction H
K, data enable signal extracts D
KSecond aspect adopts sequential-images match strategy to call sample cache information (541) to the 4th to carry out the sequential judgment processing, obtains the identical thermal imaging system digital interface time sequence information (200) of sequential with the digital infrared image information (100) of thermal imaging system output.
The advantage that the present invention simulates the debugging apparatus of thermal imaging system work is:
1. debugging apparatus of the present invention has solved when the infrared identification module of debugging, and to the frequent affect thermal imaging system life-span of thermal imaging system, particularly the refrigeration mode thermal imaging system influence to costliness is bigger.This debugging apparatus can replace thermal imaging system to export digital infrared signal, simulates the duty of complete thermal imaging system and does not influence debug results.
2. debugging apparatus of the present invention can be preserved raw data when substituting the thermal imaging system of high pixel resolution, and can not influence image resolution ratio and precision according to the output of thermal imaging system interface sequence off-line, and crucial effect has been played in the debugging of infrared identification module.
3. debugging apparatus of the present invention adopts the monolithic fpga chip to realize; Its volume is little, in light weight, be easy to carry, plug and play, to different thermal imaging systems, only just makes an amendment slightly through the HDL language in the debugging apparatus and can simulate different thermal imaging systems; Especially for outfield experiments; Because circumstance complication, sample is precious, and this debugging apparatus is particularly suitable for gathering sample and carries out the sample reproduction.
4. debugging apparatus product of the present invention adopts two high speed SD cards, and memory capacity is big, can under big bang, hot conditions, work, and the storage data have broad application prospects when being adapted at the field and carrying out outfield experiments.
5. debugging apparatus of the present invention can not influence infrared identification module work when capturing sample image, can obtain recognition result simultaneously.
Description of drawings
Fig. 1 is connected the synoptic diagram in the Infrared Target Recognition and Tracking system with debugging apparatus of the present invention.
Fig. 2 is that the hardware of debugging apparatus of the present invention connects synoptic diagram.
Fig. 3 is the structured flowchart of FPGA controller in the debugging apparatus of the present invention.
Fig. 4 is the sequential control figure of FPGA controller in the debugging apparatus of the present invention.
Embodiment
To combine accompanying drawing that the present invention is done further detailed description below.
Referring to shown in Figure 1, the debugging apparatus of the present invention's design is to be connected between existing Target Recognition tracking module (abbreviation identification module) and the infrared signal acquisition processing module (abbreviation infrared module)." infrared signal acquisition processing module " is also referred to as thermal infrared imager hereinafter.Thermal infrared imager is used to export digital infrared image information 100 and gives debugging apparatus of the present invention; The Target Recognition tracking module is used to receive the thermal imaging system digital interface time sequence information 200 of debugging apparatus output of the present invention.When the Target Recognition tracking module was debugged, thermal infrared imager was only opened once, and debugging apparatus of the present invention then keeps digital infrared image information 100, to make things convenient for calling once more of Target Recognition tracking module.Help protecting the use of thermal infrared imager like this, improved the serviceable life of thermal infrared imager simultaneously.The application that the infrared recognition and tracking module of target is a debugging apparatus of the present invention.
Referring to shown in Figure 2, the present invention is a kind of debugging apparatus that is used to simulate thermal imaging system work, and this debugging apparatus includes FPGA controller 50, PC 10, monitor 20, a SD card 30, the 2nd SD card 40 connects.
Be connected with network chip 10A and network interface 10B between FPGA controller 50 and the PC 10.
Be connected with video coding chip 20A and video interface 20B between FPGA controller 50 and the monitor 20.
Be connected with the first SD card slot 30A between a FPGA controller 50 and the SD card 30.
Be connected with the second SD card slot 40A between FPGA controller 50 and the 2nd SD card 40.
Be connected with thermal imaging system interface 100A between FPGA controller 50 and the thermal infrared imager.
Be connected with infrared identification module interface 200A between FPGA controller 50 and the Target Recognition module.
Monitor 20 is used to observe the infrared sample image of high pixel resolution.In the present invention, the coding module 50F of high pixel resolution image in FPGA controller 50 of the thermal imaging system that collects is converted into analog video image information 523, and this analog video image information 523 is shown by monitor 20.In the present invention; The analog video image information 523 that shows in the sample image that shows in the PC 10 and the monitor 20 is different at the image effect that shows appearance; The analog video image information 523 that shows has more abundant image details, and with analog video image information 523 as observation caliber.
The one SD card 30 links to each other with FPGA controller 50 through SD card slot as the video memory of FPGA controller 50, and a SD card is supported 2.0 version technical manuals, supports hot plug.The one SD the core of the card sheet adopts SDHC10, and capacity is 32G.
The 2nd SD card 40 links to each other with FPGA controller 50 through SD card slot as the video memory of FPGA controller 50, and the 2nd SD card is supported 2.0 version technical manuals, supports hot plug.The 2nd SD the core of the card sheet adopts SDHC10, and capacity is 32G.In the present invention, in order to enlarge memory capacity, adopting two SD cards, is 50Hz for frame frequency, and the image size is 640 * 512, and pixel resolution is the thermal infrared imager of 14bit, can store continuously 2 hours.The SD card is controlled by SD card read-write control module 50L, adopts the 4-bitSD mode bus to realize that SD card read-write control module 50L is to operations such as the initialization of SD card, read-writes.
In the present invention; Network chip 10A links to each other with PC 10 through RJ45 socket (network interface 10B); Ethernet interface module 50H Control Network chip 10A on the one hand accomplishes the image transmission; Ethernet interface module 50H accomplishes the initialization setting to network chip 10A on the other hand, reads the video data among the 3rd cache module 50G according to the order of FPGA controller 50, carries out network and sends.Video coding chip 20A adopts chip Q9 connector (20B) to link to each other with monitor 2, and the coding module 50F control of video coding chip 20A in the FPGA controller 50 accomplishes analog video output.
Thermal imaging system interface 100A is 9 pin plugs.
Infrared identification module interface 200A is 25 pin plugs.
The first SD card slot 30A and the 2nd SD card are inserted the MINISD deck of Hong Kong Si Masi company, rated voltage 50VAC, and rated current 1A, insulation resistance 1000M Europe, withstand voltage 500V, contact element are aldary, gold-plated tin, plastic cement body are thermoplastic LCP plastics.
Referring to shown in Figure 3; FPGA controller 50 in the debugging apparatus of the present invention is to realize with fpga chip in the embedded processing plate; Employing Verilog HDL (HDL:Hardware Discription Language, software version ISE10.1) hardware description language realization fpga chip is communicated by letter with each interface.
Referring to shown in Figure 3, FPGA controller 50 of the present invention is divided by the function that realizes and is included: sequential receiving interface module 50A, state machine acquisition control module 50B, the first cache module 50C, height modular converter 50D, the second cache module 50E, coding module 50F, the 3rd cache module 50G, ethernet controller 50H, the 4th cache module 50J, thermal imaging system sequential output module 50K, SD card read-write control module 50L.
(1) sequential receiving interface module 50A
Sequential receiving interface module 50A is used for the digital infrared time sequence information 100 of thermal imaging system output is carried out the clutter filtering, removes burr, eliminates wiring delay, obtains adjusting back time sequence information 512.
In order to obtain undelayed clock information, need clock signal is connected on the global clock on the pin, with digital dock administration module (DCM:Digital Clock Management) elimination clock jitter and delay.
Reach the data useful signal synchronously for frame synchronization, row, need eliminate the burr signal of introducing in the transmission course with latch.
(2) state machine acquisition control module 50B
State machine acquisition control module 50B is used for gathering adjusting back time sequence information 512, obtains effective video image information 511.
In the gatherer process of a frame image data, most importantly be exactly a frame image data is begun the judgement with the finish time, the present invention realizes the accurate control to the gatherer process terminal with state machine.
The rising edge of frame synchronization is represented the beginning of a two field picture, and effectively with data enable signal when effective, the view data on the data bus of rising edge clock collection thermal imaging system interface is effective video image information 511 in line synchronizing signal.The State Control flow process of gatherer process terminal of confirming a two field picture based on these three signals (frame synchronizing signal, line synchronizing signal, data enable signal) is following:
(A) if it is low detecting the frame synchronizing signal level, change step (B) over to;
(B) if detect the frame synchronizing signal level, change step (C) over to, begin the collection of a frame new images simultaneously for high;
(C) if detect the line synchronizing signal level, change step (D) over to for high;
(D), show that then an image frame grabber process finishes, and changes step (A) over to, otherwise during data useful signal level is height, carries out effective image data acquiring if it is low detecting the line synchronizing signal level.
In the present invention, the effective video image information 511 of state machine acquisition control module 50B output is a 14bit pixel bit wide image, and the data bus bit wide of thermal imaging system is 14bit, collects a grey scale pixel value at every turn.
(3) first cache module 50C
The first cache module 50C is used to preserve effective video image information 511, calls to make things convenient for SD card read-write control module 50L.
The first cache module 50C is an asynchronous memory, is used for storing, cushioning two data transmission between the asynchronous clock.Input end at buffer memory is the 14bit data bus, and the output terminal of buffer memory is the data bus of 4bit.
(4) SD card read-write control module 50L
SD card read-write control module 50L first aspect reads the effective video image information 511 among the first cache module 50C; Second aspect is carried out the CRC check position to effective video image information 511 and is loaded, and obtains containing the image information 51 (abbreviating the CRC check image information as) of CRC check position, this CRC check image information 51 be kept in the SD card 30 or the 2nd SD card 40 in; The third aspect is called CRC check image information 51 with the sequential of reading the SD card, obtains 52 outputs of sample image information.
SD card read-write control module 50L adopts and writes fast, playback mode; Clock is 50MHz; Each read-write operation sends 1bit start bit 0 earlier; And then the effective video image information 511 of then sending 512bit on 4 bit data bus sends the 16bitCRC check code that is obtained by the effective video image information, sends 1 position of rest 1 at last.
(5) second cache module 50E
The second cache module 50E is used for the sample image information 52 of buffer memory SD card read-write control module 50L output, and exports second and call sample cache information 521 to coding module 50F.
The second cache module 50E is an asynchronous memory, is used for storing, cushioning two data transmission between the asynchronous clock.Input end at buffer memory is the 4bit data bus, and the output terminal of buffer memory is the data bus of 14bit.
(6) coding module 50F
It is that the data layout of 4:2:2 carries out encoding process according to CCIR-656YUV that coding module 50F calls sample cache information 521 to second; Obtain analog video image information 523, this analog video image information 523 is the high definition video of YPrPb progressive-scan format.
Video encoding module at first is configured through the register of I2C bus to video coding chip, adopts master slave mode to carry out register configuration here.After register configuration was accomplished, externally under the control of level, vertical and blanking signal or EAV/SAV sequence code, it was among the input signal that suitable synchronizing signal is inserted into digital data stream.
(7) height modular converter 50D
Height modular converter 50D carries out high pixel resolution to the sample image information 52 of SD card read-write control module 50L output and converts low pixel resolution to, obtains low pixel resolution image information 531.
Height modular converter 50D carries out gray-scale statistical to the former frame image, with the gray-scale statistical result of former frame image a back two field picture is handled.Obtain maximal value and minimum value and maximal value and minimum value poor of a two field picture pixel during gray-scale statistical.Minimum value obtained intermediate pixel when current frame pixel deducted gray-scale statistical, and the most-significant byte of getting intermediate pixel according to the difference of minimum and maximum value then obtains conversion output.
(8) the 3rd cache module 50G
The 3rd cache module 50G is used for the low pixel resolution image information 531 of buffer memory, and exports the 3rd and call sample cache information 532 and give too net controller 50H.
The 3rd cache module 50G is an asynchronous memory, is used for storing, cushioning two data transmission between the asynchronous clock.Input end at buffer memory is the 8bit data bus, and the output terminal of buffer memory is the data bus of 8bit.
(9) ethernet controller 50H
In the present invention, too net controller 50H adopts the DM9000 chip.
(A) ethernet controller 50H utilizes write operation register MWCMD in the transmission buffer zone of DM9000A, to write the transmission Frame, comprises the pixel data of 6 byte destination-mac address, 6 byte source MACs, 2 byte data length or protocol type, delegation's image.
(B) Frame length is write transmission packet length register TPLR.Frame length is the total length that comprises packet informations such as destination address, source address, and the high byte of length is write FDH, and low byte writes FCH.
(C) bit [0]=1 of transmit control register TCR is set, sends to DM9000A and send the packet instruction, DM9000A can insert header and the initial separator of frame etc. automatically, begins to send Frame after disposing again.
In the present invention, too net controller Control Network chip and PC 10 are realized data interaction.
(10) the 4th cache module 50J
The 4th cache module 50J is used for the sample image information 52 of buffer memory SD card read-write control module 50L output, and exports the 4th and call sample cache information 541 to thermal imaging system sequential output module 50K.
The 4th cache module 50J is an asynchronous memory, is used for storing, cushioning two data transmission between the asynchronous clock.Input end at buffer memory is the 4bit data bus, and the output terminal of buffer memory is the data bus of 14bit.
(11) thermal imaging system sequential output module 50K
Thermal imaging system sequential output module 50K first aspect is called sample cache information 541 to the 4th and is carried out clock frequency extraction T
K, frame synchronization extracts F
K, row simultaneous extraction H
K, data enable signal extracts D
KSecond aspect adopts sequential-images match strategy to call sample cache information 541 to the 4th to carry out the sequential judgment processing, obtains the identical image information 200 (abbreviating thermal imaging system digital interface time sequence information 200 as) of sequential with the digital infrared image information 100 of thermal imaging system output.
Referring to shown in Figure 4, in the present invention, thermal imaging system sequential output module 50K to image sequential control adopted sequential-images match strategy, this sequential-images match strategy includes the following step:
(A) at first make frame synchronizing signal T
K, line synchronizing signal H
K, data enable signal D
KInvalid, pixel clock is 29.5MHz; Start the column counter counting, counting clock is a pixel clock; Whether when counting down to 334425, it is effective to detect among the 4th cache module 50J the half-full signal of FIFO, if true, enables that FIFO reads enable signal among the 4th cache module 50J, forwards step (B) to, the column counter of zero clearing simultaneously; If false, the zero clearing counter restarts counting, and when counting down to 334425, whether effective, repeat this step, up to forwarding step (B) to if detecting among the 4th cache module 50J the half-full signal of FIFO again;
(B) column counter makes frame synchronizing signal T since 0 counting
K, line synchronizing signal H
KEffectively, column counter is that even number makes, and makes data enable signal D
KEffectively, when column counter is odd number, make data enable signal D
KInvalid; Simultaneously, sample that data fifo bus epigraph data are sent to data bus among the thermal imaging system sequential output module 50K among the 4th cache module 50J; After column count reaches 319, make capable simultaneous extraction H
K, data enable signal extracts D
KInvalid, the column counter zero clearing, it is invalid to make among the 4th cache module 50J FIFO read enable signal, stops to gather data fifo bus epigraph data among the 4th cache module 50J, forwards step (C) simultaneously to;
(C) column counter restarts counting, and each rising edge clock column counter adds 1, after counting reaches 187, linage-counter is added 1, and with the column counter zero clearing, forwards step (D) simultaneously to
(D) whether judge linage-counter greater than 239,, make frame synchronizing signal T if true
KInvalid, forward step (A) simultaneously to; If false, forward step (B) to.
In FPGA, these four steps are controlled by state machine, and 4 steps are respectively idle, high_H, low_H, tran_on, and the function of sequential output module 50K is accomplished in loop jump between this one of four states, obtains the digital interface sequential of thermal imaging system.
In the present invention, FPGA controller 50 includes the first cache module 50C, the second cache module 50E, the 3rd cache module 50G and the 4th cache module 50J.
What the first cache module 50C stored is sequential adjustment back image information 511, and the data bus of this sequential adjustment back image information 511 is 14bit, and clock is 14.75MHz; And the first cache module 50C to export to the data of image information bus of SD card read-write control module 50L be 4bit, clock is 50MHz;
The 3rd cache module 50G storage be the 3rd to call sample cache information 532; The 3rd call sample cache information 532 data bus be 8bit, clock is 50MHz; And the data bus of the low pixel resolution image information 531 of height modular converter 50D output is 8bit, and clock is 50MHz;
The 4th cache module 50J storage be that the 4th to call the data bus that sample cache information 541, the four calls sample cache information 541 be 14bit, clock is 14.75MHz; And the data bus of the sample image information 52 of SD card read-write control module 50L output is 4bit, and clock is 50MHz.
The first cache module 50C adopts the ping-pong structure of two FIFO (being first FIFO, second FIFO) to carry out data transmission, and each FIFO is provided with half-full sign.When the half-full signal of first FIFO is effective, SD card read-write control module 50L begin to read among first FIFO data and write a SD card or the 2nd SD card in, be sky up to first FIFO.When second half-full signal of FIFO was effective, SD card read-write control module 50L read that data write in a SD card or the 2nd SD card among second FIFO.
The second cache module 50E adopts the ping-pong structure of two FIFO (i.e. the 3rd FIFO, the 4th FIFO) to carry out data transmission, and each FIFO is provided with half-full sign.When the 3rd the half-full signal of FIFO was effective, coding module 50F began to read among the 3rd FIFO data and carries out encoding process, was empty up to the 3rd FIFO.When the 4th the half-full signal of FIFO was effective, coding module 50F began to read among the 4th FIFO data and carries out encoding process, was empty up to the 4th FIFO.
The 3rd cache module 50G adopts the ping-pong structure of a FIFO (i.e. the 5th FIFO) to carry out data transmission, and FIFO is provided with half-full sign.Too net controller 50H reads among the 5th FIFO data and transfers to PC and carries out image and show.
The 4th cache module 50J adopts the ping-pong structure of two FIFO (i.e. the 6th FIFO, the 7th FIFO) to carry out data transmission, and each FIFO is provided with half-full sign.When the 6th the half-full signal of FIFO was effective, thermal imaging system sequential output module 50K began to read among the 6th FIFO data and transfers to the Target Recognition tracking module, was empty up to the 6th FIFO.When the 7th the half-full signal of FIFO was effective, thermal imaging system sequential output module 50K began to read among the 7th FIFO data and transfers to the Target Recognition tracking module, was empty up to the 7th FIFO.
Claims (9)
1. debugging apparatus that is used to simulate thermal imaging system work is characterized in that: this debugging apparatus includes FPGA controller (50), PC (10), monitor (20), a SD card (30), the 2nd SD card (40) and connects;
Be connected with network chip (10A) and network interface (10B) between FPGA controller (50) and the PC (10);
Be connected with video coding chip (20A) and video interface (20B) between FPGA controller (50) and the monitor (20);
Be connected with first SD card slot (30A) between a FPGA controller (50) and the SD card (30);
Be connected with second SD card slot (40A) between FPGA controller (50) and the 2nd SD card (40);
Be connected with thermal imaging system interface (100A) between FPGA controller (50) and the thermal infrared imager;
Be connected with infrared identification module interface (200A) between FPGA controller (50) and the Target Recognition module.
2. the debugging apparatus that is used to simulate thermal imaging system work according to claim 1 is characterized in that: FPGA controller (50) is divided by the function that realizes and is included sequential receiving interface module (50A), state machine acquisition control module (50B), first cache module (50C), height modular converter (50D), second cache module (50E), coding module (50F), the 3rd cache module (50G), ethernet controller (50H), the 4th cache module (50J), thermal imaging system sequential output module (50K), SD card read-write control module (50L);
Sequential receiving interface module (50A) is used for the digital infrared time sequence information (100) of thermal imaging system output is carried out the clutter filtering, removes burr, eliminates wiring delay, obtains adjusting back time sequence information (512);
State machine acquisition control module (50B) is used for gathering adjusting back time sequence information (512), obtains effective video image information (511);
First cache module (50C) is used to preserve effective video image information (511), calls to make things convenient for SD card read-write control module (50L); The input end of this first cache module (50C) buffer memory is the 14bit data bus, and the output terminal of buffer memory is the data bus of 4bit;
SD card read-write control module (50L) first aspect reads the effective video image information (511) in first cache module (50C); Second aspect is carried out the CRC check position to effective video image information (511) and is loaded, and obtains CRC check image information (51), this CRC check image information (51) be kept in the SD card (30) or the 2nd SD card (40) in; The third aspect is called CRC check image information (51) with the sequential of reading the SD card, obtains sample image information (52) output;
Second cache module (50E) is used for the sample image information (52) of buffer memory SD card read-write control module (50L) output, and exports second and call sample cache information (521) to coding module (50F);
It is that the data layout of 4:2:2 carries out encoding process according to CCIR-656YUV that coding module (50F) calls sample cache information (521) to second, obtains analog video image information (523);
Height modular converter (50D) carries out high pixel resolution to the sample image information (52) of SD card read-write control module (50L) output and converts low pixel resolution to, obtains low pixel resolution image information (531);
The 3rd cache module (50G) is used for the low pixel resolution image information (531) of buffer memory, and exports the 3rd and call sample cache information (532) and give too net controller (50H);
Ethernet controller (50H) calls sample cache information (532) with the 3rd and is transferred to PC (10);
The 4th cache module (50J) is used for the sample image information (52) of buffer memory SD card read-write control module (50L) output, and exports the 4th and call sample cache information (541) to thermal imaging system sequential output module (50K);
Thermal imaging system sequential output module (50K) first aspect is called sample cache information (541) to the 4th and is carried out clock frequency extraction T
K, frame synchronization extracts F
K, row simultaneous extraction H
K, data enable signal extracts D
KSecond aspect adopts sequential-images match strategy to call sample cache information (541) to the 4th to carry out the sequential judgment processing, obtains the identical thermal imaging system digital interface time sequence information (200) of sequential with the digital infrared image information (100) of thermal imaging system output.
3. the debugging apparatus that is used to simulate thermal imaging system work according to claim 2; It is characterized in that: in the thermal imaging system sequential output module (50K) time sequence control has been adopted sequential-images match strategy, this sequential-images match strategy includes following treatment step:
(A) at first make frame synchronizing signal T
K, row simultaneous extraction H
K, data enable signal D
KInvalid, pixel clock is 29.5MHz; Start the column counter counting, counting clock is a pixel clock; Whether when counting down to 334425, it is effective to detect among the 4th cache module 50J the half-full signal of FIFO, if true, enables that FIFO reads enable signal among the 4th cache module 50J, forwards step (B) to, the column counter of zero clearing simultaneously; If false, the zero clearing counter restarts counting, and when counting down to 334425, whether effective, repeat this step, up to forwarding step (B) to if detecting among the 4th cache module 50J the half-full signal of FIFO again;
(B) column counter makes frame synchronizing signal T since 0 counting
K, line synchronizing signal H
KEffectively, column counter is that even number makes, and makes data enable signal D
KEffectively, when column counter is odd number, make data enable signal D
KInvalid; Simultaneously, sample that data fifo bus epigraph data are sent to data bus among the thermal imaging system sequential output module 50K among the 4th cache module 50J; After column count reaches 319, make capable simultaneous extraction H
K, data enable signal extracts D
KInvalid, the column counter zero clearing, it is invalid to make among the 4th cache module 50J FIFO read enable signal, stops to gather data fifo bus epigraph data among the 4th cache module 50J, forwards step (C) simultaneously to;
(C) column counter restarts counting, and each rising edge clock column counter adds 1, after counting reaches 187, linage-counter is added 1, and with the column counter zero clearing, forwards step (D) simultaneously to
(D) whether judge linage-counter greater than 239,, make frame synchronizing signal T if true
KInvalid, forward step (A) simultaneously to; If false, forward step (B) to.
4. the debugging apparatus that is used to simulate thermal imaging system work according to claim 1 is characterized in that: the State Control to the gatherer process terminal of confirming a two field picture in the state machine acquisition control module (50B) is:
(A) if it is low detecting the frame synchronizing signal level, change step (B) over to;
(B) if detect the frame synchronizing signal level, change step (C) over to, begin the collection of a frame new images simultaneously for high;
(C) if detect the line synchronizing signal level, change step (D) over to for high;
(D), show that then an image frame grabber process finishes, and changes step (A) over to, otherwise during data useful signal level is height, carries out effective image data acquiring if it is low detecting the line synchronizing signal level.
5. the debugging apparatus that is used to simulate thermal imaging system work according to claim 1 is characterized in that: first cache module (50C) is an asynchronous memory, is used for storing, cushioning two data transmission between the asynchronous clock.
6. the debugging apparatus that is used to simulate thermal imaging system work according to claim 1 is characterized in that: height modular converter (50D) carries out gray-scale statistical to the former frame image, with the gray-scale statistical result of former frame image a back two field picture is handled.
7. the debugging apparatus that is used to simulate thermal imaging system work according to claim 1; It is characterized in that: what first cache module (50C) was stored is sequential adjustment back image information (511); The data bus of this sequential adjustment back image information (511) is 14bit, and clock is 14.75MHz; And first cache module (50C) to export to the data of image information bus of SD card read-write control module (50L) be 4bit, clock is 50MHz;
Second cache module (50E) storage be second to call sample cache information (521); This second call sample cache information (521) data bus be 14bit, clock is 14.75MHz; And the data bus of the sample image information (52) of SD card read-write control module (50L) output is 4bit, and clock is 50MHz;
The 3rd cache module (50G) storage be the 3rd to call sample cache information (532); The 3rd call sample cache information (532) data bus be 8bit, clock is 50MHz; And the data bus of the low pixel resolution image information (531) of height modular converter (50D) output is 8bit, and clock is 50MHz;
The 4th cache module (50J) storage be the 4th to call sample cache information (541), the 4th call sample cache information (541) data bus be 14bit, clock is 14.75MHz; And the data bus of the sample image information (52) of SD card read-write control module (50L) output is 4bit, and clock is 50MHz;
First cache module (50C) adopts the ping-pong structure of first FIFO and second FIFO to carry out data transmission, and the size of FIFO is 1/2 view data, and each FIFO is provided with half-full sign; When the half-full signal of first FIFO is effective, SD card read-write control module (50L) begin to read among first FIFO data and write a SD card or the 2nd SD card in, be sky up to first FIFO; When second half-full signal of FIFO was effective, SD card read-write control module (50L) read that data write in a SD card or the 2nd SD card among second FIFO;
Second cache module (50E) adopts the ping-pong structure of the 3rd FIFO and the 4th FIFO to carry out data transmission, and the size of FIFO is 1/2 view data, and each FIFO is provided with half-full sign.When the 3rd the half-full signal of FIFO was effective, coding module (50F) began to read among the 3rd FIFO data and carries out encoding process, was empty up to the 3rd FIFO; When the 4th the half-full signal of FIFO was effective, coding module (50F) began to read among the 4th FIFO data and carries out encoding process, was empty up to the 4th FIFO;
The 3rd cache module (50G) adopts the ping-pong structure of the 5th FIFO to carry out data transmission, and the size of FIFO is 1/2 view data, and FIFO is provided with half-full sign; Too net controller (50H) reads among the 5th FIFO data and transfers to PC and carries out image and show;
The 4th cache module (50J) adopts the ping-pong structure of the 6th FIFO and the 7th FIFO to carry out data transmission, and the size of FIFO is 1/2 view data, and each FIFO is provided with half-full sign; When the 6th the half-full signal of FIFO was effective, thermal imaging system sequential output module (50K) began to read among the 6th FIFO data and transfers to the Target Recognition tracking module, was empty up to the 6th FIFO; When the 7th the half-full signal of FIFO was effective, thermal imaging system sequential output module (50K) began to read among the 7th FIFO data and transfers to the Target Recognition tracking module, was empty up to the 7th FIFO.
8. the debugging apparatus that is used to simulate thermal imaging system work according to claim 1; It is characterized in that: FPGA controller (50) is selected the XC3S00E-PQ208 chip of Spartan 3E series for use, and adopts the VerilogHDL hardware description language to realize communicating by letter of fpga chip and each interface.
9. the debugging apparatus that is used to simulate thermal imaging system work according to claim 1 is characterized in that: FPGA controller (50) is to realize with an embedded processing plate fpga chip, and employing HDL hardware description language realization fpga chip is communicated by letter with each interface.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN 201110301591 CN102507009B (en) | 2011-09-28 | 2011-09-28 | Debugging device used for simulating thermal imager operation |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN 201110301591 CN102507009B (en) | 2011-09-28 | 2011-09-28 | Debugging device used for simulating thermal imager operation |
Publications (2)
Publication Number | Publication Date |
---|---|
CN102507009A true CN102507009A (en) | 2012-06-20 |
CN102507009B CN102507009B (en) | 2013-10-30 |
Family
ID=46219116
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN 201110301591 Expired - Fee Related CN102507009B (en) | 2011-09-28 | 2011-09-28 | Debugging device used for simulating thermal imager operation |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN102507009B (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN103268210A (en) * | 2013-05-31 | 2013-08-28 | 深圳市开立科技有限公司 | Information transmission system and method based on FPGA |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7470902B1 (en) * | 2006-03-20 | 2008-12-30 | Flir Systems, Inc. | Infrared camera electronic architectures |
CN101950461A (en) * | 2010-08-20 | 2011-01-19 | 东北林业大学 | Remote ground infrared automatic forest fire detection system and detection method thereof |
-
2011
- 2011-09-28 CN CN 201110301591 patent/CN102507009B/en not_active Expired - Fee Related
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7470902B1 (en) * | 2006-03-20 | 2008-12-30 | Flir Systems, Inc. | Infrared camera electronic architectures |
CN101950461A (en) * | 2010-08-20 | 2011-01-19 | 东北林业大学 | Remote ground infrared automatic forest fire detection system and detection method thereof |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN103268210A (en) * | 2013-05-31 | 2013-08-28 | 深圳市开立科技有限公司 | Information transmission system and method based on FPGA |
Also Published As
Publication number | Publication date |
---|---|
CN102507009B (en) | 2013-10-30 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN102098562B (en) | Device for lossless recording, storing and playing back high-speed images in real time without loss | |
CN102495359B (en) | System and method for debugging FPGA (field programmable gate array) | |
CN101710256A (en) | High speed image data acquisition and processing card based on Camera Link interface | |
CN101516015B (en) | Multi-path video data acquiring, processing and transmitting method | |
CN104967783B (en) | Towards the micro- image capturing system of multichannel of micro-nano star | |
CN101912847A (en) | Fruit grading system and method based on DSP machine vision | |
CN104820985A (en) | Cable surface defect detection and character recognition device | |
WO2019042034A1 (en) | Intelligent three-light fusion imager and method therefor | |
CN102857703A (en) | High-definition video character superimposing system and control method | |
CN108616724A (en) | A kind of radio image collecting transmission platform based on FPGA and ARM structures | |
CN109829973A (en) | A kind of three-dimension visible sysem based on light application | |
CN201166711Y (en) | System for monitoring field unattended seismographic station circumstance | |
CN102507009B (en) | Debugging device used for simulating thermal imager operation | |
CN105652110A (en) | Converter valve secondary control interface fault signal intelligent recording device | |
CN104735448B (en) | ARINC818 sending node data collection and control methods | |
CN201134165Y (en) | System for detecting going through stop light based on video | |
CN104836959A (en) | FPGA-based Multi-mode automatic switchover collection system of array CMOS image sensor | |
CN107623834A (en) | A kind of moving object detection system based on FPGA | |
CN202696808U (en) | Portable polarization image collecting and processing system | |
CN108881851A (en) | A kind of video record grouping system based on video monitoring | |
CN202111782U (en) | 5million pixel video processing system | |
CN204833711U (en) | Vehicle detecting system that breaks rules and regulations | |
CN204989885U (en) | Data acquisition and processing system of robot and data processing chip are patrolled and examined to computer lab | |
CN203399196U (en) | CMOS camera with super-resolution reconstruction function | |
CN104717446A (en) | Method for automatically converting videos of multiple formats to video of ITU 656 protocol PAL format |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
CF01 | Termination of patent right due to non-payment of annual fee | ||
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20131030 |