CN102421005A - Embedded type based code stream analysis system - Google Patents

Embedded type based code stream analysis system Download PDF

Info

Publication number
CN102421005A
CN102421005A CN2011103764812A CN201110376481A CN102421005A CN 102421005 A CN102421005 A CN 102421005A CN 2011103764812 A CN2011103764812 A CN 2011103764812A CN 201110376481 A CN201110376481 A CN 201110376481A CN 102421005 A CN102421005 A CN 102421005A
Authority
CN
China
Prior art keywords
fpga
code stream
stream analysis
module
webserver
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN2011103764812A
Other languages
Chinese (zh)
Inventor
罗笑南
孟思明
谭南
张伟忠
李俊
曲新春
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
GUANGZHOU ZHONGDA TELECOMMUNICATION TECHNOLOGY Co Ltd
Original Assignee
GUANGZHOU ZHONGDA TELECOMMUNICATION TECHNOLOGY Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by GUANGZHOU ZHONGDA TELECOMMUNICATION TECHNOLOGY Co Ltd filed Critical GUANGZHOU ZHONGDA TELECOMMUNICATION TECHNOLOGY Co Ltd
Priority to CN2011103764812A priority Critical patent/CN102421005A/en
Publication of CN102421005A publication Critical patent/CN102421005A/en
Pending legal-status Critical Current

Links

Images

Abstract

The invention discloses an embedded type based code stream analysis system, comprising a hardware part and a software part. The hardware part is mainly composed of a FPGA (Field Programmable Gate Array) and an ARM (Advanced Risc Machine) and is further provided with peripheral chips, such as an ASI (Asynchronous Serial Interface) chip, an Ethernet interface chip, an SDRAM (Synchronous Dynamic random access memory), FLASH and the like, to constitute a complete embedded system. The software part comprises four modules, namely, an FPGA interface module, a TS (Transport Stream) code stream analysis module, a network server module and a web server module. According to the invention, TS code stream data can be subjected to synchronous byte extraction and packet sequence error check, a data stream can be monitored in real time, and error time and error conditions can be recorded in time.

Description

A kind of based on Embedded code stream analysis system
Technical field
The present invention relates to the digital television techniques field, be specifically related to a kind of based on Embedded code stream analysis system.
Background technology
Along with the maturation day by day of digital television techniques, the digitlization of China's TV network is also in the middle of the carrying out of anxiety.The cable digital TV system has formed the TS code stream transmission system of a complicacy from signal reception, coding, the links such as STB multiplexing, that be modulated to user side of front end; Critical data field in its transmission code stream must can be able to receive at receiving terminal like clockwork, otherwise can directly have influence on the transmission quality of cable digital TV system.In the cable digital TV system, use code stream analysis appearance test transmission code stream at present, with its detected transmission code stream whether meet whether MPEG-2/DVB standard, transmission code stream wrong, mistake aspect what, whether be received rectify really decoding and analyze information such as PSI/SI in the transmission code stream, debugging acid that the code stream analysis appearance also can be used as digital television devices such as digital satellite receiver, encoder, multiplexer, modulator, the TS code stream that detects input and output conformance with standard whether.
Therefore; For normal operation and the transmission quality that guarantees digital TV network; It is requisite test in DTV development and application center and debugging acid that research and development corresponding detecting system, checkout equipment etc. have become a very important job, these checkout equipments.The code stream analysis system also is action and the target that under such background, becomes vast R&D work person.
At present external relevant unit and research department have developed corresponding apparatus; But the difficult national conditions that meet China of external digital television code stream analytical system and equipment; And cost an arm and a leg, therefore be an important and urgent thing to code stream analysis system and development of equipments and research.
ASCII stream file ASCII refers to information such as the most original digital picture, audio frequency and video and handles and the data flow that forms through coding or packing, usually the analysis of ASCII stream file ASCII is comprised its pack arrangement, bag size, PSI/SI table information or the like are extracted and shown.The present invention is according to the DVB examination criteria, and hardware, software and the display interface etc. of associated code flow analysis are concentrated in the embedded system, adopts the B/S framework of server and browser to realize the demonstration of code stream analysis and analysis result.
Summary of the invention
The present invention provides a kind of design and implementation method of the code stream analysis software and hardware system based on FPGA+ARM platform, (SuSE) Linux OS, and the embedded system that will possess characteristics such as powerful, that cost is low, reliability is high, volume is little is widely used in digital TV field.
A kind of based on Embedded code stream analysis system, comprise hardware components and software section; Hardware components mainly is made up of FPGA and ARM, is equipped with ASI interface chip and Ethernet interface chip again, SDRAM, and peripheral chips such as FLASH are formed a complete embedded system; Software section is divided into FPGA interface, TS code stream analysis, the webserver, four modules of web server.
Select for use ARM and FPGA jointly the composition system be in order to realize the real-time of code stream analysis; Said ARM reads and writes data from FPGA as main equipment, accomplishes the analysis of TS code flow structure and to the control of FPGA, and with the parsing of the communication protocol of host computer; Said FPGA is mainly with the packet filtering of doing TS stream.
TS stream is through being divided into two-way after interface TUNE or the ASI entering system: the one tunnel passes to decoder decode and the extraction of making basic SI/PSI information; FPGA is passed to as code stream analysis in another road, communicates through the HOST bus between FPGA and the ARM.
Job step between each module of software section is following:
Step 1:FPGA interface module reads the data in the IO internal memory, is forwarded to each module after the classification;
Step 2:TS code stream analysis module receives the TS bag, splices complete PSI/SI packets of information according to PID; Decoded information bag and obtain code table if hardware resource is enough, can be considered parallel parsing TS packets then, the speed of like this can expedited data analyzing; Pass to the webserver to code table information at last; Simultaneously, detected PSI/SI code table mistake passes to the webserver after also will be added up in the decode procedure;
Step 3: the webserver is collected PSI/SI code table information, the error message of TS code stream, and PCR/PID information is according to sending to the client that connects the web server behind the host-host protocol coding; Simultaneously, the webserver receives the passback instruction of client, sends to code stream analysis module and FPGA interface;
Step 4:web server, webpage that is provided for showing and Java Applet give client downloads; When client connects the web server, just pass to web server module to the network information of client, so that setting up network with client, it is connected; What adopt is to support multi-platform GoAhead WebServer, also can use Boa, thttpd etc.;
Step 5:Java Applet is used for receiving and showing the code stream analysis result, and sends order to ARM, has simple interactive function.
Technique scheme can be found out, because the present invention has following beneficial effect:
1. the present invention can carry out sync byte extraction and the error checking of bag preface to the TS bit stream data, and data stream is monitored in real time, in time writes down the time and the wrong situation of makeing mistakes;
2. the current bandwidth of each road PID of statistics that the present invention can be real-time takies situation, the total quantity and the transmission code rate of current TS bag;
The present invention can be open-and-shut the essential information, programme information, bandwidth information etc. of demonstration TS stream file.
Description of drawings
In order to be illustrated more clearly in the embodiment of the invention or technical scheme of the prior art; To do to introduce simply to the accompanying drawing of required use in embodiment or the description of the Prior Art below; Obviously, the accompanying drawing in describing below only is some embodiments of the present invention, for those of ordinary skills; Under the prerequisite of not paying creative work, can also obtain other accompanying drawing according to these accompanying drawings.
Fig. 1 is system global structure figure of the present invention;
Fig. 2 is system hardware structure figure of the present invention;
Fig. 3 is system software structure figure of the present invention.
Embodiment
To combine the accompanying drawing in the embodiment of the invention below, the technical scheme in the embodiment of the invention is carried out clear, intactly description, obviously, described embodiment only is the present invention's part embodiment, rather than whole embodiment.Based on the embodiment among the present invention, those of ordinary skills are not making all other embodiment that obtained under the creative work prerequisite, all belong to the scope of the present invention's protection.
The embodiment of the invention provides a kind of can provide reliable foundation for measurement and the detection that DTV transmits based on Embedded code stream analysis system, below is elaborated respectively.
Be illustrated in figure 1 as system global structure figure of the present invention, native system is a hardware platform with FPGA+ARM, is operating system with Linux.Input code flow is handled generation specific packet in back through FPGA with the code stream analysis software analysis that operates on the operating system, connects the code stream analysis appearance in client with browser, and downloading Java Applet operation automatically can the display analysis result.Java Applet can also accomplish simple making and settlement and controlled function except the display analysis result.
Be illustrated in figure 2 as system hardware structure figure of the present invention.According to the analysis of application demand, hardware of the present invention mainly is made up of FPGA and ARM, is equipped with ASI interface chip and Ethernet interface chip again, SDRAM, and peripheral chips such as FLASH are formed a complete embedded system.Select for use ARM and FPGA jointly the composition system be in order to realize the real-time of code stream analysis.TS stream is through being divided into two-way after interface (TUNE or ASI) the entering system: the one tunnel passes to decoder decode and the extraction of making basic SI/PSI information; FPGA is passed to as code stream analysis in another road.Communicate through the HOST bus between FPGA and the ARM.
Said FPGA is mainly with the packet filtering of doing TS stream, and some require very high to real-time and the better simply wrong detection of implementation procedure (for example continuous counter mistake) is also accomplished by FPGA in the TR101-290 standard;
Said ARM reads and writes data from FPGA as main equipment, mainly accomplishes the analysis of TS code flow structure and to the control of FPGA, and with the parsing of the communication protocol of host computer.
TS code stream analysis software of the present invention is mainly accomplished following three tasks:
1. read the TS packet after FPGA filters, PCR numerical value, information such as PID speed.
2. decoding PSI/SI code table is analyzed the mistake in the TS stream according to TR290.
3. send data and the instruction that receives client through network, transmit instruction and give analysis software.
According to above three tasks, this software can be divided into FPGA interface, TS code stream analysis, the webserver, four modules of web server, and its module declaration is seen shown in the table 1.
Figure BSA00000619574100041
Be illustrated in figure 3 as system software structure figure of the present invention, the job step between the four module is following:
Step 1:FPGA interface module reads the data in the IO internal memory, is forwarded to each module after the classification.
Step 2:TS code stream analysis module receives the TS bag, splices complete PSI/SI packets of information according to PID.Decoded information bag and obtain code table if hardware resource is enough, can be considered parallel parsing TS packets then, the speed of like this can expedited data analyzing.Pass to the webserver to code table information at last.Simultaneously, detected PSI/SI code table mistake passes to the webserver after also will be added up in the decode procedure.
Step 3: the webserver is collected PSI/SI code table information, the error message of TS code stream, and PCR/PID information is according to sending to the client that connects the web server behind the host-host protocol coding.Simultaneously, the webserver receives the passback instruction of client, sends to code stream analysis module and FPGA interface.
Step 4:web server, webpage that is provided for showing and Java Applet give client downloads.When client connects the web server, just pass to web server module to the network information of client, so that setting up network with client, it is connected.What we adopted is to support multi-platform GoAhead WebServer, also can use Boa, thttpd etc.
Step 5:Java Applet is used for receiving and showing the code stream analysis result, and sends order to ARM, has simple interactive function.
Need to prove, contents such as the information interaction between said apparatus and intrasystem each unit, implementation since with the inventive method embodiment based on same design, particular content can repeat no more referring to the narration among the inventive method embodiment here.
One of ordinary skill in the art will appreciate that all or part of step in the whole bag of tricks of the foregoing description is to instruct relevant hardware to accomplish through program; This program can be stored in the computer-readable recording medium; Storage medium can comprise: read-only memory (ROM; Read Only Memory), random access memory (RAM, Random Access Memory), disk or CD etc.
More than to the method for a kind of built-in Linux network acceleration that the embodiment of the invention provided; Carried out detailed introduction; Used concrete example among this paper principle of the present invention and execution mode are set forth, the explanation of above embodiment just is used for helping to understand method of the present invention and core concept thereof; Simultaneously, for one of ordinary skill in the art, according to thought of the present invention, the part that on embodiment and range of application, all can change, in sum, this description should not be construed as limitation of the present invention.

Claims (4)

1. one kind based on Embedded code stream analysis system, it is characterized in that this system comprises hardware components and software section; Hardware components mainly is made up of FPGA and ARM, is equipped with ASI interface chip and Ethernet interface chip again, SDRAM, and peripheral chips such as FLASH are formed a complete embedded system; Software section is divided into FPGA interface, TS code stream analysis, the webserver, four modules of web server.
2. system according to claim 1 is characterized in that, select for use ARM and FPGA jointly the composition system be in order to realize the real-time of code stream analysis; Said ARM reads and writes data from FPGA as main equipment, accomplishes the analysis of TS code flow structure and to the control of FPGA, and with the parsing of the communication protocol of host computer; Said FPGA is mainly with the packet filtering of doing TS stream.
3. system according to claim 1 is characterized in that, TS flows through being divided into two-way after interface TUNE or the ASI entering system: the one tunnel passes to decoder decode and the extraction of making basic SI/PSI information; FPGA is passed to as code stream analysis in another road, communicates through the HOST bus between FPGA and the ARM.
4. system according to claim 1 is characterized in that, the job step between each module of software section is following:
Step 1:FPGA interface module reads the data in the IO internal memory, is forwarded to each module after the classification;
Step 2:TS code stream analysis module receives the TS bag, splices complete PSI/SI packets of information according to PID; Decoded information bag and obtain code table if hardware resource is enough, can be considered parallel parsing TS packets then, the speed of like this can expedited data analyzing; Pass to the webserver to code table information at last; Simultaneously, detected PSI/SI code table mistake passes to the webserver after also will be added up in the decode procedure;
Step 3: the webserver is collected PSI/SI code table information, the error message of TS code stream, and PCR/PID information is according to sending to the client that connects the web server behind the host-host protocol coding; Simultaneously, the webserver receives the passback instruction of client, sends to code stream analysis module and FPGA interface;
Step 4:web server, webpage that is provided for showing and Java Applet give client downloads; When client connects the web server, just pass to web server module to the network information of client, so that setting up network with client, it is connected; What adopt is to support multi-platform GoAhead WebServer, also can use Boa, thttpd etc.;
Step 5:Java Applet is used for receiving and showing the code stream analysis result, and sends order to ARM, has simple interactive function.
CN2011103764812A 2011-11-22 2011-11-22 Embedded type based code stream analysis system Pending CN102421005A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN2011103764812A CN102421005A (en) 2011-11-22 2011-11-22 Embedded type based code stream analysis system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN2011103764812A CN102421005A (en) 2011-11-22 2011-11-22 Embedded type based code stream analysis system

Publications (1)

Publication Number Publication Date
CN102421005A true CN102421005A (en) 2012-04-18

Family

ID=45945206

Family Applications (1)

Application Number Title Priority Date Filing Date
CN2011103764812A Pending CN102421005A (en) 2011-11-22 2011-11-22 Embedded type based code stream analysis system

Country Status (1)

Country Link
CN (1) CN102421005A (en)

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102710984A (en) * 2012-05-11 2012-10-03 深圳Tcl新技术有限公司 Method and device for processing program information
CN102779093A (en) * 2012-07-04 2012-11-14 复旦大学 Java invariance detection system of collection of object granularity
CN110536154A (en) * 2019-08-16 2019-12-03 北京达佳互联信息技术有限公司 Video code flow analysis method, device, electronic equipment and storage medium
CN113037532A (en) * 2019-12-25 2021-06-25 中兴通讯股份有限公司 Stream media code stream detection method, device, server and readable storage medium
CN115842934A (en) * 2022-10-27 2023-03-24 北京华建云鼎科技股份公司 Video signal processing system

Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5742403A (en) * 1995-06-29 1998-04-21 Eastman Kodak Company Test apparatus and methods for a digital image scanning system
CN1375993A (en) * 2002-04-28 2002-10-23 上海市广播科学研究所 PCMCIA MPEG code stream generating, analyzing and recording method and equipment
KR20070033522A (en) * 2005-09-21 2007-03-27 주식회사 현대오토넷 Pattern generator for vehicle
CN101193324A (en) * 2007-12-21 2008-06-04 天津市德力电子仪器有限公司 STB integrated test system
JP2008283577A (en) * 2007-05-11 2008-11-20 Tektronix Inc Stream analyzer and stream analysis display method
CN201846446U (en) * 2010-06-08 2011-05-25 广东九联科技股份有限公司 Digital set-top box
CN202014343U (en) * 2011-04-22 2011-10-19 赛特斯网络科技(南京)有限责任公司 Video stream analyzer used for network system
CN102238412A (en) * 2010-04-29 2011-11-09 吉林省龙阁视听有限责任公司 Cable digital television monitor based on USB (universal serial bus) interface

Patent Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5742403A (en) * 1995-06-29 1998-04-21 Eastman Kodak Company Test apparatus and methods for a digital image scanning system
CN1375993A (en) * 2002-04-28 2002-10-23 上海市广播科学研究所 PCMCIA MPEG code stream generating, analyzing and recording method and equipment
KR20070033522A (en) * 2005-09-21 2007-03-27 주식회사 현대오토넷 Pattern generator for vehicle
JP2008283577A (en) * 2007-05-11 2008-11-20 Tektronix Inc Stream analyzer and stream analysis display method
CN101193324A (en) * 2007-12-21 2008-06-04 天津市德力电子仪器有限公司 STB integrated test system
CN102238412A (en) * 2010-04-29 2011-11-09 吉林省龙阁视听有限责任公司 Cable digital television monitor based on USB (universal serial bus) interface
CN201846446U (en) * 2010-06-08 2011-05-25 广东九联科技股份有限公司 Digital set-top box
CN202014343U (en) * 2011-04-22 2011-10-19 赛特斯网络科技(南京)有限责任公司 Video stream analyzer used for network system

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
王立,等: "嵌入式码流分析仪的设计与实现", 《中国科技论文在线》, 21 September 2007 (2007-09-21) *

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102710984A (en) * 2012-05-11 2012-10-03 深圳Tcl新技术有限公司 Method and device for processing program information
CN102710984B (en) * 2012-05-11 2016-05-04 深圳Tcl新技术有限公司 Method for processing program information and device
CN102779093A (en) * 2012-07-04 2012-11-14 复旦大学 Java invariance detection system of collection of object granularity
CN102779093B (en) * 2012-07-04 2016-05-25 复旦大学 The Java invariant detection system that object granularity is collected
CN110536154A (en) * 2019-08-16 2019-12-03 北京达佳互联信息技术有限公司 Video code flow analysis method, device, electronic equipment and storage medium
CN113037532A (en) * 2019-12-25 2021-06-25 中兴通讯股份有限公司 Stream media code stream detection method, device, server and readable storage medium
CN115842934A (en) * 2022-10-27 2023-03-24 北京华建云鼎科技股份公司 Video signal processing system

Similar Documents

Publication Publication Date Title
CN106162235B (en) For the method and apparatus of Switch Video stream
CN102301730B (en) Method, device and system for transmitting and processing multichannel AV
CN101778307B (en) Device for testing functions of set top box
CN102421005A (en) Embedded type based code stream analysis system
CN103024528A (en) Mobile terminal and method for transmitting streaming media data on mobile terminal
CN102170582B (en) Quality of service (QoS)-based audio and video quality of experience evaluation platform and evaluation method
KR20160139020A (en) Broadcast and broadband hybrid service with mmt and dash
CN103259802A (en) Media file downloading method and device and client device
CN102761456A (en) Method, device and system for acquiring performance parameters of browser of mobile terminal
CN103116645A (en) Method and device for browsing webpage with mobile device
CN106649342A (en) Data processing method and apparatus in data acquisition platform
KR20140126827A (en) Method and apparatus for transmitting and receiving a broadcasting service by using moving picture experts group media transport in a digital video broadcasting system
CN105264898A (en) Software upgrade method, device and equipment
CN113938470A (en) Method and device for playing RTSP data source by browser and streaming media server
CN102594769B (en) Method and system for transmitting network media data
CN103237215B (en) Player method and playback equipment
CN103347215B (en) A kind of multi-screen interaction method and Set Top Box
US8509598B1 (en) Electronic apparatus and index generation method
CN104219212B (en) Video file across a network transmission method, apparatus and system
CN101521786B (en) High definition transcoding method based on digital television HDTV platform
KR101746378B1 (en) Apparatus for monitoring convergence broadcast using mobile terminal
US9484064B2 (en) Video chunking for robust, progressive uploading
CN110324608B (en) Method and device for detecting video stream quality and computer equipment
CN107911718B (en) Digital television software upgrading method and device and computer readable storage medium
CN102857812B (en) A kind of fault-tolerance approach supporting TS files in stream media and system

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C12 Rejection of a patent application after its publication
RJ01 Rejection of invention patent application after publication

Application publication date: 20120418