CN102420760A - Method and device for realizing forwarding among chips through Internet encapsulation packet processing header - Google Patents

Method and device for realizing forwarding among chips through Internet encapsulation packet processing header Download PDF

Info

Publication number
CN102420760A
CN102420760A CN2011103952794A CN201110395279A CN102420760A CN 102420760 A CN102420760 A CN 102420760A CN 2011103952794 A CN2011103952794 A CN 2011103952794A CN 201110395279 A CN201110395279 A CN 201110395279A CN 102420760 A CN102420760 A CN 102420760A
Authority
CN
China
Prior art keywords
head
chip
ethernet
layers
data packets
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN2011103952794A
Other languages
Chinese (zh)
Inventor
廖继平
徐昌发
方沛昱
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Centec Networks Suzhou Co Ltd
Original Assignee
Centec Networks Suzhou Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Centec Networks Suzhou Co Ltd filed Critical Centec Networks Suzhou Co Ltd
Priority to CN2011103952794A priority Critical patent/CN102420760A/en
Publication of CN102420760A publication Critical patent/CN102420760A/en
Pending legal-status Critical Current

Links

Images

Abstract

The invention discloses a method for realizing forwarding among chips through an Internet encapsulation packet processing header. The method comprises the steps of: receiving an original data packet, wherein the original data packet comprises a frame check sequence; adding a packet processing header in the original data packet according to operations required to be executed of the original data packet; correspondingly adding an Internet two-layer head according to a destination chip required to be sent of the original data packet, updating the frame check sequence, wherein the Internet two-layer header comprises a destination address and a virtual local area network label; forwarding data to the corresponding destination chip according to the destination address, and determining the forwarding priority according to the virtual local area network label; and carrying out corresponding operation on the data packet according to the packet processing header. Through encapsulating the Internet two-layer head the packet processing header, the destination chip is indicated and processed, data packet forwarding function among the chips is realized by using the traditional two-layer switching chip simply, and system cost is greatly reduced.

Description

Handle method and the device that head realizes that chip chamber is transmitted through the Ethernet wrapper
Technical field
The present invention relates to the network communications technology, relate in particular to an a kind of method and a device of realizing the chip chamber forwarding through Ethernet wrapper processing head.
Background technology
Along with rapid network development, the mode that network chip is used is more and more, thereby the requirement to the data process chip is also increasingly high in the industry.The lot of data exchange needs chip to have powerful disposal ability and transfer capability, and in huge now data exchange process, that system often is tending towards inevitably is complicated, expensiveization to be to satisfy the requirement of industry.In the system of processing that realizes data and forwarding, often need packet processing chip and packet switching chip; Wherein, Packet processing chip generally is divided into uplink processing module and downlink processing module; Uplink processing module is used for entry data is handled, and the downlink processing module then is used for outlet data is handled.Packet switching chip receives data from source chip, and finally delivers to the purpose chip, to realize the forwarding of data function.
Usually, adopt two or more packet processing chips to realize the handled and the forwarding of data through one or more corsspoint switch matrix chips.Wherein, The uplink processing module of source chip is done corresponding processing to packet; Simultaneously adding one according to the mac address information in the packet can be by the heading of corsspoint switch matrix chip identification, and delivers to the corsspoint switch matrix chip, and the corsspoint switch matrix chip decides according to the information of heading and delivers to which purpose chip; The downlink processing module of purpose chip is done corresponding processing to data, finally reaches to handle and forwarding capability.Yet, realize that through the corsspoint switch matrix chip data processing and forwarding need the corsspoint switch matrix chip of developing special, and need realize also and the mutual interface of corsspoint switch matrix chip that at packet processing chip this can increase the cost of packet processing chip; Simultaneously, the unified standard of realization neither one of corsspoint switch matrix chip, the mode that different manufacturers is realized is all different, and compatibility neither be fine; The data interaction more complicated of corsspoint switch matrix chip and packet processing chip in addition, this just gives in the exchanges data and has brought bigger realization difficulty.
Summary of the invention
The object of the present invention is to provide an a kind of method that realizes the chip chamber forwarding through Ethernet wrapper processing head.The present invention handles head indication purpose chip and processing through encapsulation two layers of head of Ethernet and bag, uses two layers of traditional exchange chip to realize the packet forwarding capability of chip chamber.
Corresponding to said method, the present invention also provides a kind of and handles the device that head realizes that chip chamber is transmitted through the Ethernet wrapper.
Be to realize one of foregoing invention purpose, the invention provides and a kind ofly handle the method that head realizes that chip chamber is transmitted, comprise the steps: through the Ethernet wrapper
S1, reception raw data packets wherein comprise a Frame Check Sequence in the raw data packets;
S2, according to the operation of the required execution of said raw data packets, add that a bag handles head for said raw data packets;
S3, according to the purpose chip of the required transmission of said raw data packets, correspondingly add two layers of head of an Ethernet, and upgrade said Frame Check Sequence, wherein, two layers of head of said Ethernet comprise destination address, virtual local area network tags;
S4, forward the data to the corresponding target chip according to said destination address, and the priority that decision is transmitted according to virtual local area network tags;
S5, handle head according to said bag packet is operated accordingly.
As further improvement of the present invention, said destination address can a corresponding purpose chip, or a plurality of purpose chips;
As further improvement of the present invention, said step S5 is specially:
, the uplink processing module of purpose chip delivers to the downlink processing module after moving two layers of head of Ethernet;
Move to substitute in the downlink processing module of purpose chip and handle head and handle head according to bag bag is operated accordingly.
As further improvement of the present invention, two layers of head of said Ethernet also comprise the source address and the type that can be set to fixed value.
For realizing above-mentioned another goal of the invention, of the present inventionly a kind ofly handle the device that head realizes that chip chamber is transmitted through the Ethernet wrapper, comprise like lower unit:
The source chip unit: comprise the first up processing unit and the first downlink processing unit, wherein,
The first up processing unit, be used to receive raw data packets, and according to the operation of the required execution of said raw data packets, add that a bag handles head for said raw data packets, wherein comprise a Frame Check Sequence in the raw data packets;
The first downlink processing unit, be used for the purpose chip according to the required transmission of said raw data packets, correspondingly add two layers of head of an Ethernet, and upgrade said Frame Check Sequence, wherein, two layers of head of said Ethernet comprise destination address, virtual local area network tags;
Two layers of exchange chip unit: forward the data to the corresponding target chip according to said destination address, and the priority that decision is transmitted according to virtual local area network tags;
The purpose chip unit: it comprises the second up processing unit and the second downlink processing unit, is used for handling head according to said bag packet is operated accordingly.
As further improvement of the present invention, said destination address can a corresponding purpose chip, or a plurality of purpose chips;
As further improvement of the present invention, said purpose chip unit specifically is used for:
Deliver to the downlink processing module after in second uplink processing module, moving two layers of head of Ethernet;
In the second downlink processing unit, moving substitute handles head and handles head according to bag bag is operated accordingly.
As further improvement of the present invention, two layers of head of said Ethernet also comprise the source address and the type that can be set to fixed value.
Compared with prior art, the present invention handles head indication purpose chip and processing through encapsulation two layers of head of Ethernet and bag, uses two layers of traditional exchange chip to realize the packet forwarding capability of chip chamber, and implementation is simple and make the cost of system reduce greatly.
Description of drawings
Fig. 1 is that the Ethernet wrapper that passes through in an embodiment of the present invention is handled the system topological figure that head is realized the device that chip chamber is transmitted;
Fig. 2 representes to add in an embodiment of the present invention the packet format after bag is handled head;
Fig. 3 representes to add in an embodiment of the present invention the packet format after bag is handled head and two layers of head of Ethernet;
Fig. 4 is that the Ethernet wrapper that passes through in an embodiment of the present invention is handled the workflow diagram that head is realized the method that chip chamber is transmitted.
Embodiment
Below will combine embodiment shown in the drawings to describe the present invention.But these execution modes do not limit the present invention, and the conversion on the structure that those of ordinary skill in the art makes according to these execution modes, method or the function all is included in protection scope of the present invention.
To shown in Figure 3, the Ethernet wrapper of introducing in an embodiment of the present invention that passes through is handled the operation principle that head is realized the device that chip chamber is transmitted in conjunction with Fig. 1.The present invention comes wrapper to handle head indication purpose chip and processing through two layers of forms of traditional Ethernet, can use two layers of exchange chip of traditional Ethernet to come to realize simply and easily the forwarding capability of chip chamber like this.
Should be understood that in the present invention, though used term " first " and " second " to describe each element, these elements do not receive the restriction of these terms, these terms only are used to the element that is distinguished from each other.For example, the first up processing unit also can be called as the second up processing unit, and these can't influence protection scope of the present invention.
As shown in Figure 1,1., 3., 4., 6. expression is the repeating process of packet in system among the figure.If a unicast packet will be forwarded to chip 4 from chip 1, chip 1 is exactly a source chip so, and chip 4 is exactly the purpose chip.If a bag is a multicast packet, be forwarded to chip 3 and chip 4 from chip 1, the forwarding process that arrives chip 3 so is shown in dotted line, and at this moment chip 3 all is the purpose chip with chip 4.In this execution mode, a kind ofly handle the device that head realizes that chip chamber is transmitted through the Ethernet wrapper, comprise like lower unit:
Source chip unit 10: comprise the first up processing unit 11 and the first downlink processing unit 12, in this device, source chip and purpose chip are the chip with specified packet processing capacity, and it can be provided with several.
Wherein, the first up processing unit 11, be used to receive raw data packets, and according to the operation of the required execution of said raw data packets, add that a bag handles head for said raw data packets, wherein comprise a Frame Check Sequence (as shown in Figure 2) in the raw data packets; In the up processing unit of purpose chip, need to judge that which purpose chip is raw data packets need send to and need carry out which processing, the part that need handle is packaged into bag and handles head.Position in the corresponding diagram 1 2. and 5., 1. the position in Fig. 1 has only original packet, through after the first up processing unit processes of source chip, adds that bag handles head and indicate follow-up operation.
The first downlink processing unit 12, be used for purpose chip according to the required transmission of raw data packets; Correspondingly add two layers of head of an Ethernet, and upgrade said Frame Check Sequence, join shown in Figure 3; Wherein, two layers of head of Ethernet comprise destination address, virtual local area network tags; What deserves to be mentioned is that two layers of head of Ethernet also comprise the source address and the type that can be set to fixed value.Said destination address can a corresponding purpose chip, or a plurality of purpose chips;
3. and 4. packet format is as shown in Figure 3 in the position.Downlink processing module through source chip can add two layers of head of a traditional Ethernet, and by destination address, source address, virtual local area network tags and type are formed, and upgrades Frame Check Sequence.Two layers of exchange chip of destination address indication are accomplished forwarding capability, the priority of this bag of virtual local area network tags indication.
The first downlink processing unit 12 is directly skipped after being packaged into the indicating section of purpose chip two layers of head of traditional Ethernet and upgrading Frame Check Sequence in the first downlink processing unit 12.The length that bag is handled head can define according to the complexity of handling, and generally can be defined as 32, and 64,128, perhaps 256 also can be some other bit wides, but must be 8 multiple.The indicating section of purpose chip is packaged into two layers of head of traditional Ethernet; Indicating section comprises destination address; Source address; Virtual local area network tags and type are indicated this bag need be forwarded to which purpose chip, are not changed the clean culture and the multicast characteristic of bag like this for low 40 that can use destination address.In general; The realization of clean culture only needs 5 or 6 and just can satisfy the demands; Whether general 16 of the realization of multicast also can meet the demands, so low 40 of destination address are the indications that can realize the purpose chip, need use full 40 can be determined by the user.This territory of User Priority in the virtual local area network tags can be used for indicating the priority of this bag, can indicate 8 priority at most.Preferably, in this execution mode, source address and type can be inserted fixed value, have increased by two layers of head of traditional Ethernet (being generally 144) and bag processing head from the original basis that wraps in that source chip is seen off like this.
Two layers of exchange chip unit 20: forward the data to the corresponding target chip according to said destination address, and the priority that decision is transmitted according to virtual local area network tags; Two layers of exchange chip 20 of traditional Ethernet according to destination address domain lookup address table, are forwarded to corresponding ports according to lookup result after receiving this bag, if multicast or broadcasting just are forwarded to corresponding a plurality of ports.
The present invention uses two layers of exchange chip of traditional Ethernet to realize the forwarding capability of chip chamber easily, realizes that simply system cost is low, and the exchange chip selectable range is big.
Purpose chip unit 30: it comprises the second up processing unit 31 and the second downlink processing unit 32, is used for handling head according to said bag packet is operated accordingly.Purpose chip unit 30 specifically is used for:
Deliver to the downlink processing module after in second uplink processing module, moving two layers of head of Ethernet;
In the second downlink processing unit, moving substitute handles head and handles head according to bag bag is operated accordingly.So just realized using two layers of traditional exchange chip to realize the forwarding capability of chip chamber.
Please join Fig. 4, in an embodiment, a kind ofly handle the method that head realizes that chip chamber is transmitted, comprise the steps: through the Ethernet wrapper
S1, reception raw data packets wherein comprise a Frame Check Sequence in the raw data packets;
S2, according to the operation of the required execution of said raw data packets, add that a bag handles head for said raw data packets;
S3, according to the purpose chip of the required transmission of said raw data packets, correspondingly add two layers of head of an Ethernet, and upgrade said Frame Check Sequence, wherein, two layers of head of said Ethernet comprise destination address, virtual local area network tags;
What deserves to be mentioned is that two layers of head of Ethernet also comprise the source address and the type that can be set to fixed value.Said destination address can a corresponding purpose chip, or a plurality of purpose chips;
In this step, at first be packaged into the indicating section of purpose chip two layers of head of traditional Ethernet and upgrade Frame Check Sequence, the length that bag is handled head can define according to the complexity of handling; Generally can be defined as 32; 64,128, perhaps 256; Also can be some other bit wides, but must be 8 multiple.The indicating section of purpose chip is packaged into two layers of head of traditional Ethernet; Indicating section comprises destination address; Source address; Virtual local area network tags and type are indicated this bag need be forwarded to which purpose chip, are not changed the clean culture and the multicast characteristic of bag like this for low 40 that can use destination address.In general; The realization of clean culture only needs 5 or 6 and just can satisfy the demands; Whether general 16 of the realization of multicast also can meet the demands, so low 40 of destination address are the indications that can realize the purpose chip, need use full 40 can be determined by the user.This territory of User Priority in the virtual local area network tags can be used for indicating the priority of this bag, can indicate 8 priority at most.Preferably, in this execution mode, source address and type can be inserted fixed value, have increased by two layers of head of traditional Ethernet (being generally 144) and bag processing head from the original basis that wraps in that source chip is seen off like this.
S4, forward the data to the corresponding target chip according to said destination address, and the priority that decision is transmitted according to virtual local area network tags; Wherein, in this step, two layers of exchange chip of traditional Ethernet according to destination address domain lookup address table, are forwarded to corresponding ports according to lookup result after receiving this bag, if multicast or broadcasting just are forwarded to corresponding a plurality of ports.
S5, handle head according to said bag packet is operated accordingly.Said step S5 is specially:
, the uplink processing module of purpose chip delivers to the downlink processing module after moving two layers of head of Ethernet;
Move to substitute in the downlink processing module of purpose chip and handle head and handle head according to bag bag is operated accordingly.
Compared with prior art, the present invention handles head indication purpose chip and processing through encapsulation two layers of head of Ethernet and bag, uses two layers of traditional exchange chip to realize the packet forwarding capability of chip chamber, and implementation is simple and make the cost of system reduce greatly.
For the convenience of describing, be divided into various unit with function when describing above the device and describe respectively.Certainly, when implementing the application, can in same or a plurality of softwares and/or hardware, realize the function of each unit.
Description through above execution mode can know, those skilled in the art can be well understood to the application and can realize by the mode that software adds essential general hardware platform.Based on such understanding; The part that the application's technical scheme contributes to prior art in essence in other words can be come out with the embodied of software product; This computer software product can be stored in the storage medium, like ROM/RAM, magnetic disc, CD etc., comprises that some instructions are with so that a computer equipment (can be a personal computer; Server, the perhaps network equipment etc.) carry out the described method of some part of each execution mode of the application or execution mode.
Device embodiments described above only is schematic; Wherein said unit as the separating component explanation can or can not be physically to separate also; The parts that show as the unit can be or can not be physical locations also; Promptly can be positioned at a place, perhaps also can be distributed on a plurality of NEs.Can realize the purpose of this execution mode scheme according to the needs selection some or all of module wherein of reality.Those of ordinary skills promptly can understand and implement under the situation of not paying creative work.
The application can be used in numerous general or special purpose computingasystem environment or configuration or communication system environment or the equipment.For example: personal computer, server computer, handheld device or portable set, plate equipment, multicomputer system, the system based on microprocessor, set top box, programmable consumer-elcetronics devices, network PC, minicom, mainframe computer, comprise DCE of above any system or equipment or the like, and switch, router, comprise communication system environment of above any equipment or the like.
The application can describe in the general context of the computer executable instructions of being carried out by computer, for example program module.Usually, program module comprises the routine carrying out particular task or realize particular abstract, program, object, assembly, data structure or the like.Also can in DCE, put into practice the application, in these DCEs, by through communication network connected teleprocessing equipment execute the task.In DCE, program module can be arranged in this locality and the remote computer storage medium that comprises memory device.
Be to be understood that; Though this specification is described according to execution mode; But be not that each execution mode only comprises an independently technical scheme, this narrating mode of specification only is for clarity sake, and those skilled in the art should make specification as a whole; Technical scheme in each execution mode also can form other execution modes that it will be appreciated by those skilled in the art that through appropriate combination.
The listed a series of detailed description of preceding text only is specifying to feasibility execution mode of the present invention; They are not in order to restriction protection scope of the present invention, allly do not break away from equivalent execution mode or the change that skill of the present invention spirit done and all should be included within protection scope of the present invention.

Claims (8)

1. handle the method that head realizes that chip chamber is transmitted through the Ethernet wrapper for one kind, it is characterized in that it comprises the steps:
S1, reception raw data packets wherein comprise a Frame Check Sequence in the raw data packets;
S2, according to the operation of the required execution of said raw data packets, add that a bag handles head for said raw data packets;
S3, according to the purpose chip of the required transmission of said raw data packets, correspondingly add two layers of head of an Ethernet, and upgrade said Frame Check Sequence, wherein, two layers of head of said Ethernet comprise destination address, virtual local area network tags;
S4, forward the data to the corresponding target chip according to said destination address, and the priority that decision is transmitted according to virtual local area network tags;
S5, handle head according to said bag packet is operated accordingly.
2. method according to claim 1 is characterized in that, said destination address can a corresponding purpose chip, or a plurality of purpose chips.
3. method according to claim 1 is characterized in that, said step S5 is specially:
, the uplink processing module of purpose chip delivers to the downlink processing module after moving two layers of head of Ethernet;
Move to substitute in the downlink processing module of purpose chip and handle head and handle head according to bag bag is operated accordingly.
4. method according to claim 1 is characterized in that, two layers of head of said Ethernet also comprise the source address and the type that can be set to fixed value.
5. handle the device that head realizes that chip chamber is transmitted through the Ethernet wrapper for one kind, it is characterized in that it comprises like lower unit:
The source chip unit: comprise the first up processing unit and the first downlink processing unit, wherein,
The first up processing unit, be used to receive raw data packets, and according to the operation of the required execution of said raw data packets, add that a bag handles head for said raw data packets, wherein comprise a Frame Check Sequence in the raw data packets;
The first downlink processing unit, be used for the purpose chip according to the required transmission of said raw data packets, correspondingly add two layers of head of an Ethernet, and upgrade said Frame Check Sequence, wherein, two layers of head of said Ethernet comprise destination address, virtual local area network tags;
Two layers of exchange chip unit: forward the data to the corresponding target chip according to said destination address, and the priority that decision is transmitted according to virtual local area network tags;
The purpose chip unit: it comprises the second up processing unit and the second downlink processing unit, is used for handling head according to said bag packet is operated accordingly.
6. device according to claim 5 is characterized in that, said destination address can a corresponding purpose chip, or a plurality of purpose chips.
7. device according to claim 5 is characterized in that, said purpose chip unit specifically is used for:
Deliver to the downlink processing module after in second uplink processing module, moving two layers of head of Ethernet;
In the second downlink processing unit, moving substitute handles head and handles head according to bag bag is operated accordingly.
8. device according to claim 5 is characterized in that, two layers of head of said Ethernet also comprise the source address and the type that can be set to fixed value.
CN2011103952794A 2011-12-02 2011-12-02 Method and device for realizing forwarding among chips through Internet encapsulation packet processing header Pending CN102420760A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN2011103952794A CN102420760A (en) 2011-12-02 2011-12-02 Method and device for realizing forwarding among chips through Internet encapsulation packet processing header

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN2011103952794A CN102420760A (en) 2011-12-02 2011-12-02 Method and device for realizing forwarding among chips through Internet encapsulation packet processing header

Publications (1)

Publication Number Publication Date
CN102420760A true CN102420760A (en) 2012-04-18

Family

ID=45945000

Family Applications (1)

Application Number Title Priority Date Filing Date
CN2011103952794A Pending CN102420760A (en) 2011-12-02 2011-12-02 Method and device for realizing forwarding among chips through Internet encapsulation packet processing header

Country Status (1)

Country Link
CN (1) CN102420760A (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103078809A (en) * 2012-12-28 2013-05-01 中国航空工业集团公司第六三一研究所 Scheduling method based on multi-crossbar switching fabric
CN113746714A (en) * 2021-11-05 2021-12-03 深圳艾灵网络有限公司 Communication method, communication system and communication device based on master station and slave station
CN114615215A (en) * 2022-03-25 2022-06-10 中国电子科技集团公司第五十八研究所 Data packet coding method for inter-chip integrated routing on supporting chip

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101030966A (en) * 2006-02-28 2007-09-05 华为技术有限公司 Method for establishing two-way transmitted inspecting session
CN101075920A (en) * 2007-06-26 2007-11-21 中兴通讯股份有限公司 Method for monitoring switching system far-end port
CN101132285A (en) * 2006-08-23 2008-02-27 华为技术有限公司 System and method for implementing MAC-IN-MAC
CN102171998A (en) * 2011-04-26 2011-08-31 华为技术有限公司 Method, device and system for services instances mapping

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101030966A (en) * 2006-02-28 2007-09-05 华为技术有限公司 Method for establishing two-way transmitted inspecting session
CN101132285A (en) * 2006-08-23 2008-02-27 华为技术有限公司 System and method for implementing MAC-IN-MAC
CN101075920A (en) * 2007-06-26 2007-11-21 中兴通讯股份有限公司 Method for monitoring switching system far-end port
CN102171998A (en) * 2011-04-26 2011-08-31 华为技术有限公司 Method, device and system for services instances mapping

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103078809A (en) * 2012-12-28 2013-05-01 中国航空工业集团公司第六三一研究所 Scheduling method based on multi-crossbar switching fabric
CN103078809B (en) * 2012-12-28 2015-06-24 中国航空工业集团公司第六三一研究所 Scheduling method based on multi-crossbar switching fabric
CN113746714A (en) * 2021-11-05 2021-12-03 深圳艾灵网络有限公司 Communication method, communication system and communication device based on master station and slave station
CN114615215A (en) * 2022-03-25 2022-06-10 中国电子科技集团公司第五十八研究所 Data packet coding method for inter-chip integrated routing on supporting chip
CN114615215B (en) * 2022-03-25 2024-04-09 中国电子科技集团公司第五十八研究所 Data packet coding method for supporting on-chip and inter-chip integrated routing

Similar Documents

Publication Publication Date Title
CN110266713A (en) Intranet and extranet communication means, device, system and proxy server and storage medium
CN104038401A (en) Interoperability for distributed overlay virtual environments
CN102439983B (en) Data rapid distribution method and device
CN103795622B (en) Message forwarding method and device using same
CN104243302A (en) Service routing message processing method and device and network system
CN103095565A (en) Software definition network operating system and implement method thereof
CN102055687A (en) Internet of things (IOT) access gateway
CN104380667A (en) Method and device for routing data message
CN103269315B (en) Label distribution method, device, System and Network equipment
CN104052667A (en) Packet processing method and device
CN104301246A (en) Large-flow load balanced forwarding method and device based on SDN
CN105553851A (en) SDN-based network processor microcode and flow table implementation device and method
CN103067295A (en) Method and device and system for service transmission
CN102891803A (en) Congestion processing method and network device
CN103905510A (en) Processing method and background server for data package
CN102957613B (en) In MPLS-TP network, OAM message and data message unify method and the device of forward-path
CN104683428A (en) Network service processing method and device
CN102420760A (en) Method and device for realizing forwarding among chips through Internet encapsulation packet processing header
CN100454872C (en) Information transmitting method and system between Ethernet equipment
CN104811431A (en) Data packet processing method and device based on parallel protocol stack instance
CN105518610B (en) Storage system, method and apparatus for processing operation request
CN109995743A (en) A kind of processing method and terminal of multimedia file
CN102377677A (en) Method and system for quickly switching protection paths in multi-protocol label switching (MPLS) network
CN105099942B (en) A kind of data package processing method and equipment
CN102299862A (en) Quick forwarding equipment and method for two-layer tunnel

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C02 Deemed withdrawal of patent application after publication (patent law 2001)
WD01 Invention patent application deemed withdrawn after publication

Application publication date: 20120418