CN102419724B - Method for improving chip verification input/output (IO) efficiency - Google Patents
Method for improving chip verification input/output (IO) efficiency Download PDFInfo
- Publication number
- CN102419724B CN102419724B CN201110332365.0A CN201110332365A CN102419724B CN 102419724 B CN102419724 B CN 102419724B CN 201110332365 A CN201110332365 A CN 201110332365A CN 102419724 B CN102419724 B CN 102419724B
- Authority
- CN
- China
- Prior art keywords
- information
- simulation
- field
- efficiency
- simulation result
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Landscapes
- Debugging And Monitoring (AREA)
Abstract
The invention discloses a method for improving chip verification input/output (IO) efficiency, which comprises the following steps that: during a simulation process, a predefined field and a simulation result in journal record information are printed, and the predefined field includes identifiers indicating identity of the information and fields indicating time, position, action, target and importance of the information; and after the simulation is ended, the information stored in the journal record information is correspondently recovered according to the predefined field and the simulation result and is displayed in a front end graph interface. Due to the adoption of the method, expenditure of a computer IO interface can be reduced, the simulation speed and the verification universality can be improved, workload of the verification personnel can be alleviated, and the working efficiency can be improved.
Description
Technical field
The present invention relates to chip design field, particularly relate to a kind of method that improves chip checking IO efficiency.
Background technology
The exploitation of current chip becomes increasingly complex, the checking link of chip design especially, and the checking output information that need to check is more and more, and the change of quantity of information is large, also more and more higher to the requirement of the performance of computing machine, emulator; Meanwhile, for huge output information, chip checking personnel need to spend a large amount of energy information is one by one checked, and screen out Useful Information.The detailed procedure of simulation process information and simulation velocity are a pair of double-edged swords: if need more detailed artificial intelligence, as printed or storage emulation details, will inevitably increase the expense on emulation IO (Input/Output, I/O) mouth, affect simulation velocity; If obtain simulation velocity faster, the detailed information that reduces printing or storage emulation is effective means, if but simulation result goes wrong, when storage emulation details complete not, while can not get Useful Information, cause being difficult to locating fast fault, the process that equally can tie down whole checking.
Summary of the invention
The object of the invention is in order to overcome the deficiency of above-mentioned background technology, a kind of method that improves chip checking IO efficiency is provided, and the expense of the Computer I/O mouth that can alleviate, accelerates the speed of emulation and the versatility of checking, reduce checking personnel's workload, increase work efficiency.
The method of raising chip checking IO efficiency provided by the invention, comprise the following steps: in A, simulation process, predefine field and simulation result in print log recorded information, described predefine field comprises the identifier of expression information identity, the field of time, position, action, object and the significance level of the generation of expression information; After B, emulation finish, according to described predefine field and simulation result, by the corresponding reduction of the information of preserving in log information, and be shown in front end graphical interfaces.
In technique scheme, described in step B, be reduced to selective reduction.
In technique scheme, described simulation result comprises numeral and character string.
In technique scheme, described simulation result also comprises the pointer of the particular content that points to escape character (ESC).
In technique scheme, described identifier is comprised of letter and number.
In technique scheme, described significance level comprises information info, alarm warn, mistake error and gross error fatal.
In technique scheme, described predefine field is expressed by excel document.
In technique scheme, during more than one of described excel document, by nested form, express.
In technique scheme, described excel document comprises placeholder.
In technique scheme, described placeholder represents by percentage sign+letter.
Compared with prior art, advantage of the present invention is as follows:
(1) the present invention is applicable to the whole process of chip checking, especially front end checking.At proof procedure in earlier stage, emulator can be exported a small amount of information, after emulation completes, these information are reverted to complete Useful Information, can alleviate the expense of Computer I/O mouth, accelerate the speed of emulation, avoid proof procedure to print the impact of a large amount of output information on simulation velocity.
(2) after emulation completes, screen out Useful Information, effectively the information of filtering useless, can avoid emulation to finish the examination process of rear chip checking personnel to bulk information, accelerates the speed of emulation and the versatility of checking.
(3) after emulation finishes, by patterned mode is directly perceived, show important information, thereby reduce checking personnel's workload, increase work efficiency.
Accompanying drawing explanation
Fig. 1 is the process flow diagram of embodiment of the present invention method.
Embodiment
Below in conjunction with drawings and Examples, the present invention is described in further detail.
The method of the raising chip checking IO efficiency that the embodiment of the present invention provides, comprises the following steps:
In A, simulation process, predefine field and simulation result in print log recorded information, described predefine field comprises the identifier of expression information identity, the field of time, position, action, object and the significance level of the generation of expression information;
After B, emulation finish, according to described predefine field and simulation result, by the corresponding reduction of the Information Selection of preserving in log information, and be shown in front end graphical interfaces.
Identifier in predefine field is comprised of letter and number, and significance level comprises information info, alarm warn, mistake error and gross error fatal.Predefine field is expressed by excel document, during more than one of excel document, by nested form, expresses.Excel document comprises placeholder, and placeholder represents by percentage sign+letter.Simulation result comprises numeral and character string, also comprises if desired the pointer of the particular content that points to escape character (ESC).
The principle of the embodiment of the present invention is elaborated as follows:
In emulation in earlier stage, allow emulator lack output information, but the information of output need be complete as far as possible.For this reason, define a kind of data structure, importantly information is all expressed, following three fields of this data structure definition:
One, the identifier of information (number), this identifier (number) must be unique, by letter and number, formed.
Two, the particular content of information, be mainly that the part of information commons is described out, but the inside comprises some placeholders, and with %+ letter representation, these placeholders are used for replacing the result of moving out from emulator, are generally some numerals and character string.
Three, extended field symbol (number), reality be also an information identifier (number), exist as required, likely there is no this field, this depends on the level of detail of checking personnel needs.If had, it can use above similarly data structure, and recurrence is expressed.
According to mode above, the embodiment of the present invention is expressed this data structure with excel document, be these reasons above on the one hand, excel document is a kind of conventional document on the other hand, and a lot of software can be processed it, and the most important, excel document can be multistage nested, and single excel document as required can nested a plurality of excel documents, facilitates computer program identification, make full use of the reusability of excel document, can greatly save the time of design.
In simulation process, only the log recording of needs (LOG) information is printed.These log recordings (LOG) information comprises following three parts:
The significance level (for example information info, alarm warn, mistake error, gross error fatal) of time, position (for example, in certain module, certain a line) and information that one, information occurs;
Two, information identifier (number);
Three, the specific descriptions of information, need the numeral of replacing and extended field symbol (number), it may not exist as required.
After emulation finishes, in log recording (LOG) information and predefined excel document, search for unique symbol (number), they are corresponding one by one, information is reduced one by one, and is shown in front end graphical interfaces and goes.
Suppose the verification platform that needs an ethernet transceiver of emulation, need so the information of observing to have: certain receives how many frames constantly, and its content is how many respectively, only, by the number of output frame and the content of frame, shown in Figure 1, concrete steps are as follows:
Step S1: judge whether excel document exists, if so, forward step S3 to; Otherwise forward step S2 to.
Step S2: set up excel document.This excel document output may just have such one:
“BG009”“A frame ％d received”“Frm_Det”
Wherein: " BG009 " be information identifier (number), " A frame %d received " is the particular content of information, %d is placeholder, represent to need data or the character string of replacement, " Frm_Det " is extended field pointer, the pointer that represents the particular content of frame, it is also the data that need replacement.
Step S3: machine operation, starts to carry out the design of emulation module, and carry out emulation.
After emulation finishes, can obtain a log recording (LOG) file, wherein have a line as shown below:
“@T：347347ns @A：Mod_C01 @D”BG009 {20}{/path/data001.frm}
Wherein, "@T:347347ns@A:Mod_C01@D " belongs to the location field that information occurs, BG009 belong to information identifier (number), 20 belong to the actual content that information occurs.
Step S4:LOG recovers.
Search the content of BG009 in excel document, correspondence separates out and is exactly:
At 347347ns constantly, module Mod C01 receives No. 20 frames (being A frame 20received), and the pointer of the content of frame is "/path/data001.frm ", and the significance level of this information is debugging (Debug).All information is all parsed, and show in front-end interface.
Step S5: information filtering.
On interface, can not only show whole result (Result), for example gross error (Fatal), mistake (Error), alarm (Warn) and information (Info) are each how many, can also filter out the information that checking personnel want, as only retained Error information; Moreover, " Filter " can also the unwanted information of reverse filtration, the checking personnel's that so greatly alleviate pressure.
The details of information are stored in a document, i.e. and "/path/data001.frm ", wish is understood the particular content of data, and directly click and show details, the content of this bag of computer inquery, and show in front-end interface.
Obviously, those skilled in the art can carry out various changes and modification and not depart from the spirit and scope of the present invention the present invention.Like this, if within of the present invention these are revised and modification belongs to the scope of the claims in the present invention and equivalent technologies thereof, the present invention is also intended to comprise these changes and modification interior.
The content not being described in detail in this instructions belongs to the known prior art of professional and technical personnel in the field.
Claims (2)
1. improve a method for chip checking IO efficiency, it is characterized in that comprising the following steps:
In A, simulation process, predefine field and simulation result in print log recorded information, described predefine field comprises the identifier of expression information identity, the field of time, position, action, object and the significance level of the generation of expression information; Identifier in predefine field is comprised of letter and number, and significance level comprises information info, alarm warn, mistake error and gross error fatal; Described predefine field is expressed by excel document, during more than one of excel document, by nested form, expresses, and excel document comprises placeholder, and described placeholder represents by percentage sign+letter;
After B, emulation finish, according to described predefine field and simulation result, by the corresponding reduction of the information of preserving in log information, and be shown in front end graphical interfaces, simulation result comprises the pointer of the particular content of numeral, character string and sensing escape character (ESC).
2. the method for raising chip checking IO efficiency as claimed in claim 1, is characterized in that: described in step B, be reduced to selective reduction.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201110332365.0A CN102419724B (en) | 2011-10-28 | 2011-10-28 | Method for improving chip verification input/output (IO) efficiency |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201110332365.0A CN102419724B (en) | 2011-10-28 | 2011-10-28 | Method for improving chip verification input/output (IO) efficiency |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN102419724A CN102419724A (en) | 2012-04-18 |
| CN102419724B true CN102419724B (en) | 2014-09-24 |
Family
ID=45944144
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201110332365.0A Active CN102419724B (en) | 2011-10-28 | 2011-10-28 | Method for improving chip verification input/output (IO) efficiency |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN102419724B (en) |
Families Citing this family (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN110299180B (en) * | 2019-07-08 | 2021-06-08 | 深圳忆联信息系统有限公司 | Debugging information output method and device based on solid state disk and computer equipment |
| CN112232003B (en) * | 2020-12-17 | 2021-03-30 | 芯华章科技股份有限公司 | Method for simulating design, electronic device and storage medium |
| CN114519279A (en) * | 2022-04-20 | 2022-05-20 | 北京芯愿景软件技术股份有限公司 | Simulation result verification method, device, equipment and computer storage medium |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1797365A (en) * | 2004-12-24 | 2006-07-05 | 华为技术有限公司 | Method for using information output from encoding and decoding operation |
| CN101826049A (en) * | 2009-03-06 | 2010-09-08 | 上海摩波彼克半导体有限公司 | Implementation method for debugging information output in embedded system |
| CN102012935A (en) * | 2010-12-06 | 2011-04-13 | 江西省电力公司信息通信中心 | Method for processing data among systems by using Excel |
-
2011
- 2011-10-28 CN CN201110332365.0A patent/CN102419724B/en active Active
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1797365A (en) * | 2004-12-24 | 2006-07-05 | 华为技术有限公司 | Method for using information output from encoding and decoding operation |
| CN101826049A (en) * | 2009-03-06 | 2010-09-08 | 上海摩波彼克半导体有限公司 | Implementation method for debugging information output in embedded system |
| CN102012935A (en) * | 2010-12-06 | 2011-04-13 | 江西省电力公司信息通信中心 | Method for processing data among systems by using Excel |
Also Published As
| Publication number | Publication date |
|---|---|
| CN102419724A (en) | 2012-04-18 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN102650984A (en) | Test report generation system and method | |
| JP2015043198A (en) | Analysis system, analysis method and analysis program | |
| CN112307718B (en) | PDF full-automatic indexing system and method based on text features and grammar rules | |
| CN102419724B (en) | Method for improving chip verification input/output (IO) efficiency | |
| CN111367786B (en) | Symbol execution method, electronic equipment and storage medium | |
| CN108170416A (en) | A kind of method and system for building web front-end | |
| CN111813680B (en) | Method and device for generating test script, computer equipment and storage medium | |
| CN112506759A (en) | Automatic testing method and device for servo system control software and storage medium | |
| CN108804469A (en) | A kind of web page identification method and electronic equipment | |
| CN110069736A (en) | Page loading method and equipment | |
| CN108228455A (en) | A kind of software controls hazard analysis method | |
| CN103034553B (en) | Intelligent verification algorithm, method and device for report designer | |
| WO2012012905A1 (en) | Systems and methods of rapid business discovery and transformation of business processes | |
| CN104536947A (en) | Layout document processing method and device | |
| CN109960590B (en) | Method for optimizing diagnostic printing of embedded system | |
| CN102103527B (en) | Multi-kernel DSP (digital signal processing) circuit with error processing device and error processing method | |
| CN111198661A (en) | Restoring method, device and equipment for writing operation process of storage equipment | |
| CN106873982B (en) | Software search multiplexing method and system based on graphical user interface | |
| CN105843661B (en) | A kind of code method for relocating and its system towards host system | |
| JP6036089B2 (en) | Data transition trace device, data transition trace method, and data transition trace program | |
| JP2015028739A (en) | System, method, and program for associating described items between documents | |
| US11281566B2 (en) | Scoring device, computer readable medium, and scoring method | |
| CN102508769A (en) | Debugged program debugging method based on core-implanted debugger | |
| CN112612470A (en) | User interface file generation method and device | |
| CN111273913A (en) | Method and device for outputting application program interface data represented by specifications |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| TR01 | Transfer of patent right | ||
| TR01 | Transfer of patent right |
Effective date of registration: 20170607 Address after: 430074, Hubei Wuhan East Lake Development Zone, Kanto Industrial Park, beacon Road, optical communications building, industrial building, two floor Patentee after: Wuhan flying Microelectronics Technology Co., Ltd. Address before: China Science and Technology Park Dongxin road East Lake Development Zone 430074 Hubei Province, Wuhan City, No. 5 Patentee before: Fenghuo Communication Science &. Technology Co., Ltd. |
|
| TR01 | Transfer of patent right | ||
| TR01 | Transfer of patent right |
Effective date of registration: 20170802 Address after: 430000 East Lake high tech Development Zone, Hubei Province, No. 6, No., high and new technology development zone, No. four Co-patentee after: Wuhan flying Microelectronics Technology Co., Ltd. Patentee after: Fenghuo Communication Science &. Technology Co., Ltd. Address before: 430074, Hubei Wuhan East Lake Development Zone, Kanto Industrial Park, beacon Road, optical communications building, industrial building, two floor Patentee before: Wuhan flying Microelectronics Technology Co., Ltd. |