CN102386798A - Control device of direct-current/alternating current converter and control method thereof - Google Patents

Control device of direct-current/alternating current converter and control method thereof Download PDF

Info

Publication number
CN102386798A
CN102386798A CN2010102731821A CN201010273182A CN102386798A CN 102386798 A CN102386798 A CN 102386798A CN 2010102731821 A CN2010102731821 A CN 2010102731821A CN 201010273182 A CN201010273182 A CN 201010273182A CN 102386798 A CN102386798 A CN 102386798A
Authority
CN
China
Prior art keywords
vector
matrix
numerical value
signal
produce
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN2010102731821A
Other languages
Chinese (zh)
Other versions
CN102386798B (en
Inventor
胡竹生
陈铿元
邓智谦
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Spring Foundation of NCTU
Original Assignee
Spring Foundation of NCTU
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Spring Foundation of NCTU filed Critical Spring Foundation of NCTU
Priority to CN201010273182.1A priority Critical patent/CN102386798B/en
Publication of CN102386798A publication Critical patent/CN102386798A/en
Application granted granted Critical
Publication of CN102386798B publication Critical patent/CN102386798B/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Abstract

The invention provides a control device of a direct-current/alternating current converter. The control device consists of a signal generation unit and a converting unit. The signal generation unit responses an input signal so as to generate a strategy switching control circuit and a stopping time control signal which corresponds to the strategy switching control circuit. The switching unit is in response to the strategy switching control circuit and the stopping time control signal to generate a switch signal, wherein the direct-current/alternating current converter is in response to the switch signal to generate a multi-phase and multi-level alternating current voltage.

Description

The control device of AC/DC converter and its control method
Technical field
The invention relates to the control device of DC-AC converter, particularly about the control device of the DC-AC converter that produces the accurate voltage of leggy multidigit.
Background technology
Voltage source frequency converter (Voltage source inverter) is the required circuit of CD-ROM drive motor, the conducting through controlling switch module in this circuit with end, can produce desired electric current with CD-ROM drive motor.Common three-phase voltage source Frequency Converter Control strategy is string ripple pulse wave width modulation device (SPWM-sinewave pulse width modulator) and space vector pulse wave modulator (SVPWM space vector PWM); Yet if consider the driving of multi-phase motor; These two kinds of methods will face the problem of expansion, though the function mode of SPWM is quite simple, also can be expanded into heterogeneous framework easily; But its power supply utilization rate increases and reduces along with the number of phases, and is therefore unrealistic; And many heterogeneous SVPWM strategies need high-dimensional matrix inversion operation and trigonometric function operation, and its application will be limited because of required huge counting circuit and internal memory.
Multi-phase motor is superior to three-phase motor; It can improve magnetomotive (magnetomotive force), the reduction stator conduction loss (stator copper losses) that is produced, and can improve motor operation efficient, the noise when reducing to rotate, reduction moment variation (pulsating torque).Yet if hope the advantageous characteristic of performance multi-phase motor, the control strategy of ployphase voltages source frequency converter and this tactful practicability are an important link.
Summary of the invention
Because the shortcoming of prior art, a kind of control device of AC/DC converter is suggested, and it comprises a signal generation unit and a converting unit.This signal generation unit responds an input signal and produces a switching policy control signal and stop the time control signal corresponding to one of this switchover policy control signal.This switchover policy control signal of this converting unit response produces a switching signal with this stops time control signal, and wherein this this switching signal of AC/DC converter response is to produce the alternating voltage of a leggy and many standards.
According to above-mentioned conception, a kind of control method of AC/DC converter is suggested, and this method comprises the following steps: to respond an input signal and produces a switching policy control signal and stop the time control signal corresponding to one of this switchover policy control signal.Respond this switchover policy control signal and this stop time control signal and produce a switching signal, wherein this this drive signal of AC/DC converter response is to produce the alternating voltage of a leggy and many accurate positions.
The conception that this case proposed does not limit the form of input signal and load, and in realizing circuit, only needs comparator and subtracter, and it is convenient therefore to expand, not the complexity of controlling policy.For the voltage source frequency converter of any number of phases, all can be according to input signal the switchover policy of each switch in the generation system simultaneously, make the average voltage that is reflected at load equal input voltage.
Description of drawings
Fig. 1 (a) is the sketch map of the control device of this case first embodiment AC/DC converter;
Fig. 1 (b) realizes the sketch map of AC/DC converter for this case first embodiment;
Fig. 1 (c) hopes to be reflected in the sketch map of 4 phase voltages in the load for this case;
Fig. 2 is the sketch map of the control device of this case second embodiment AC/DC converter;
Fig. 3 (a) is the sketch map of this case second embodiment two voltage quasi position switch units;
Fig. 3 (b) is the sketch map of this case second embodiment three voltage quasi position switch units;
Fig. 3 (c) is the sketch map of this case second embodiment multi voltage reference position switch unit;
Fig. 3 (d) is the sketch map of seven accurate switch units of this case second embodiment, five phase places.
Embodiment
See also Fig. 1 (a), it is the sketch map of the control device of this case first embodiment AC/DC converter.The control device 9 of this AC/DC converter comprises a signal generation unit 91 and a converting unit 92.This signal generation unit 91 comprises a sequencing unit 911, a subtrator 912, an and recomposition unit 913.
This signal generation unit 91 responds input signal r and produces a switching policy control signal u and stop time control signal d corresponding to one of this switchover policy control signal.This converting unit 92 these switchover policy control signal u of response and this stop time control signal d and produce a switching signal, this switching signal Sc1 comprises S1a, S1b, S2a, S2b, S3a, S3b ... Sna, and Snb.
See also Fig. 1 (b), it realizes the sketch map of AC/DC converter for this case first embodiment.This AC/DC converter 30 comprises one first inverter 301, one second inverter 302, one the 3rd inverter 303, and one the 4th inverter 304, and the inverter in this AC/DC converter 30 can expand on demand.This first inverter 301 comprises a p-type transistor 301a and one the one n-type transistor 301b; This second inverter 302 comprises one the one p-type transistor 302a and one the 2nd n-type transistor 302b; The 3rd inverter 303 comprises one the 3rd p-type transistor 303a and one the 3rd n-type transistor 303b; The 4th inverter 304 comprises the 4th p-type transistor 304a and one the 4th n-type transistor 304b; This first inverter 301, this second inverter 302, this third phase inverter 303, the 4th phase inverter 304 are connected in parallel to each other and couple; Wherein this AC/DC converter 30 this switching signal of response Sc1 are to produce the alternating voltage Vm of a leggy and many accurate positions, and this alternating voltage Vm comprises phase voltage V1, phase voltage V2, phase voltage V3 ... Phase voltage Vn.Each phase voltage V1, V2, V3 ... Vn has a plurality of accurate positions.In first embodiment, this first inverter 301 produces this phase voltage V1, this second inverter 302 produces this phase voltage V2, the 3rd inverter 303 this phase voltage of generation V3, the 4th inverter 304 this phase voltage of generation V4.Example in first embodiment is to come for example with two kinds of accurate positions, and the example of a plurality of accurate positions will be in follow-up explanation.
In first embodiment; Signal rc is through obtaining this input signal r after the sampling of sampling period T; This input signal r is reflected in the phase voltage on the load (not shown) for hoping, supposes that this input signal r is the signal after the normalization, and this input signal r is digital signal and r ∈ R nThis input signal r is in order to produce a plurality of numerical value; It represents the voltage of the leggy of AC/DC converter 30 desires generation, and these a plurality of numerical value represent that with a primary vector μ this sequencing unit 911 is with this primary vector μ ordering and produce a secondary vector Vu; And obtain one first matrix Pm1, Pm1 ∈ R according to this primary vector μ and this secondary vector Vu N * n, wherein this secondary vector Vu comprises first element Vu1 and last element Vun, this primary vector and this secondary vector are represented respectively as follows:
Figure BSA00000258992200042
which Vu1> Vu2> ...> Vun
This subtrator 912 added numerical value before first element Vu1 of this secondary vector Vu is 1 element and removes last element Vun and form a four-way amount
Figure BSA00000258992200043
and first element Vu1 among this secondary vector Vu and last element Vun are subtracted each other obtain a difference, first element Vu1 of this this secondary vector of difference replacement Vu is formed one the 5th vector
Figure BSA00000258992200044
and this four-way amount
Figure BSA00000258992200045
is deducted the 5th vector
Figure BSA00000258992200046
and obtain the 3rd vector
Figure BSA00000258992200047
as following equation:
u ^ 3 = u ^ 4 - u ^ 5 = 1 Vu 1 Vu 2 . . . Vu ( n - 1 ) - Vu 1 - Vun Vu 2 Vu 3 . . . Vun
This first matrix Pm1 multiply by this primary vector μ and obtains this secondary vector Vu.Because this vector Vu is the vector after having sorted, for example with this case first embodiment, the element numerical value in the vector after having sorted is arrangement mode from big to small, and this primary vector μ is known vector, so this first matrix Pm1 just can try to achieve.
This recomposition unit 913 is according to the transposed matrix Pm1 of this first matrix Pm1 TWith a preset matrix
Figure BSA00000258992200049
And obtain one second matrix μ f, this second matrix μ wherein fIn numerical value relevant with this switchover policy control signal u, to stop time control signal d relevant with this for the numerical value in the 5th vector.This second matrix
Figure BSA000002589922000410
should preset matrix
Figure BSA000002589922000411
be a upper triangular matrix wherein
Figure BSA000002589922000412
This second matrix μ fRow vector (column vectors) representative should sampling period T during, the switchover policy that the control device 9 of this AC/DC converter is adopted, and the 5th vector Then correspond to the time of staying of this switchover policy.Hence one can see that; 8 of the control device of the AC/DC converter of this case need sequencing unit 911, subtrator 912, reach the control that recomposition unit 913 can realize leggy and many accurate positions; And expand easily, do not need complex calculations or take excessive memory headroom.
In this case first embodiment, if come for example with the alternating voltage of 4 phase places of desire generation, like Fig. 1 (c), it hopes to be reflected in the sketch map of 4 phase voltages on the load (not shown) for this case.U1, u2, u3, and u4 represent respectively through the magnitude of voltage of the magnitude of voltage of the magnitude of voltage of phase voltage V1 ' behind the sampling period T, phase voltage V2 ', phase voltage V3 ', and the magnitude of voltage of phase voltage V4 '.Suppose that the Vdd among Fig. 1 (b) is 3V, then numerical value 0.5 is represented 1.5V.Suppose u1, u2, u3, and the numerical value of u4 is respectively 0.2,0.3 ,-0.3, and-0.2, this primary vector then
Figure BSA00000258992200051
this secondary vector Vu can be obtained by 911 pairs of these primary vectors of this sequencing unit μ ordering
Figure BSA00000258992200052
this first matrix Pm1 just can be by equation
Pm1 * μ=Vu tries to achieve, like following formula:
Figure BSA00000258992200053
therefore can get
Figure BSA00000258992200054
The 3rd vector
Figure BSA00000258992200055
This second matrix
Figure BSA00000258992200056
Figure BSA00000258992200057
is so the voltage of representing this first inverter 301, this second inverter 302, the 3rd inverter 303 and the 4th inverter 304 to be exported at the first row vector
Figure BSA00000258992200058
of this second matrix μ f should be 0V, and the lasting period that stops 0.4T.
The voltage that on behalf of this second inverter 302, the second row vector
Figure BSA00000258992200061
of this second matrix μ f exported should be 3V; And continue to stop the period of 0.1T; The voltage that this first inverter 301, the 3rd inverter 303 and the 4th inverter 304 are exported should be 0V, and continues to stop the period of 0.1T.
The voltage that on behalf of the 3rd inverter 303 and the 4th inverter 304, the third line vector
Figure BSA00000258992200062
of this second matrix μ f exported should be 0V; And continue to stop the period of 0.4T; The voltage that this first inverter 301 and this second inverter 302 are exported should be 3V, and continues to stop the period of 0.4T.Below can analogize obtain other inverter period of stopping of the voltage that should export and continuing.
In Fig. 1 (b), this second matrix μ fThese first inverter, 301 due switchover policy of first column vector representative control.This second matrix μ fFirst column vector [0 01 1] in first and second element value be all 0; The mode of this AC/DC converter 30 of representative control is: switching signal S1a control the one p-type transistor 301a breaks off, and switching signal S1b control the one n-type transistor 301b conducting.This second matrix μ fFirst column vector [0 01 1] in the value of the 3rd, the 4th element be all 1; The mode of this AC/DC converter 30 of representative control is: switching signal S1a controls a p-type transistor 301a conducting, and switching signal S1b control the one n-type transistor 301b breaks off.This second matrix μ fFirst column vector first element, second element, element, and the plain lasting stop period of quaternary then be respectively 0.4T, 0.1T, 0.4T, 0.1T.The rest may be inferred, this second matrix μ fSecondary series vector, the 3rd column vector, and this second inverter of the 4th column vector representative control 302, the 3rd inverter 303, and the mode of the 4th inverter 304 also can learn.Each switching state and line voltage V12, V23, and relation such as the following table one of V31
No. V12 V23 V31 301a 301b 302a 302b 303a 303b
1 0 0 0 Off On Off On Off On
2 1 0 -1 On Off Off On Off On
3 0 1 -1 On Off On Off Off On
4 -1 1 0 Off On On Off Off On
5 -1 0 1 Off On On Off On Off
6 0 -1 1 Off On Off On On Off
7 1 -1 0 On Off Off On On Off
8 0 0 0 On Off On Off On Off
Comprise the following step among first embodiment of this case:
Receive this input signal, this input signal is a digital signal, and this input signal is in order to produce a plurality of numerical value, and these a plurality of numerical value form a primary vector μ, should a plurality of numerical orderings and produce a secondary vector Vu.Vu produces two vectors according to this secondary vector, and this two vector is subtracted each other and during obtaining one the 3rd vector
Figure BSA00000258992200071
the 3rd vector
Figure BSA00000258992200072
and representing the input of this stop time control signal d.Try to achieve one first matrix Pm1 according to this primary vector and this secondary vector, and the transposed matrix of this first matrix Pm1 multiply by a predetermined matrices And obtain one second matrix μ fThis second matrix μ fU is relevant with this switchover policy control signal, produces this switching signal Sc1 during the input according to this switchover policy control signal u and this stop time control signal d.
Among first embodiment of this case; The implementation of AC/DC converter 30 can only produce alternating current with two direct currents accurate position Vdd and accurate position 0V; Below embodiment will comprise the plural example in the accurate position of direct current, and the processing method of the numerical value that has for input signal r during for decimal explained.
See also Fig. 2, it is the sketch map of the control device of this case second embodiment AC/DC converter.The control device 40 of AC/DC converter comprises a signal generation unit 401 and a converting unit 402.This signal generation unit 401 comprises a resolving cell 4010, a sequencing unit 4011, a subtrator 4012, a recomposition unit 4013, an and translation unit 4014.Different these resolving cells 4010 that are in this case first embodiment can decompose this input signal r, and produce plural integer ri and decimal rf, and processing method is following:
The control device 40 of this AC/DC converter receives this input signal r; This input signal r is a digital signal; This input signal r resolves into the decimal rf of an integer ri and between-1 and 1 in order to produce a plurality of numerical value with each numerical value in these a plurality of numerical value.This decimal ri of each numerical value is formed a primary vector μ, with this decimal ri of each numerical value ordering and produce a secondary vector Vu.Vu produces two vectors according to this secondary vector, and this two vector is subtracted each other and during obtaining one the 3rd vector
Figure BSA00000258992200081
the 3rd vector
Figure BSA00000258992200082
and representing the input of this stop time control signal d.Try to achieve one first matrix Pm1 according to this primary vector μ and this secondary vector Vu, the transposed matrix of this first matrix Pm1 multiply by a predetermined matrices and obtains one second matrix μ fTo this second matrix μ fDo add operation and translation computing and produce one the 4th matrix Pm4.Produce this switching signal Sc2 during the input according to the 4th matrix Pm4 and this stop time control signal d, wherein the 4th matrix Pm4 is relevant with this switchover policy control signal u.
The 3rd vector
Figure BSA00000258992200083
ask method following:
This subtrator 4012 added numerical value before first element Vu1 of this secondary vector Vu is 1 element and removes last element Vun and form a four-way amount
Figure BSA00000258992200084
and first element Vu1 among this secondary vector Vu and last element Vun are subtracted each other obtain a difference, first element Vu1 of this this secondary vector of difference replacement Vu is formed one the 5th vector
Figure BSA00000258992200085
and this four-way amount
Figure BSA00000258992200086
is deducted the 5th vector
Figure BSA00000258992200087
and obtain the 3rd vector as following equation:
u ^ 3 = u ^ 4 - u ^ 5 = 1 Vu 1 Vu 2 . . . Vu ( n - 1 ) - Vu 1 - Vun Vu 2 Vu 3 . . . Vun
The 4th matrix Pm4 asks method following:
To this second matrix μ fThis integer of each numerical value in these a plurality of numerical value of add-back and produce one the 3rd matrix Pm3.The value of each element of each row vector (column vector) among the 3rd matrix Pm3 is increased identical numerical value or reduces identical numerical value to produce the 4th matrix Pm4, and wherein the value of each element among the 4th matrix Pm4 is more than or equal to 0.As following equation:
Figure BSA000002589922000810
Wherein Pm3=μ f+ ri,
Pm4=Pm3+c, wherein c makes each element among the 4th matrix Pm4 more than or equal to 0 numerical value.
See also Fig. 3 (a)~Fig. 3 (c), it is respectively this case second embodiment two voltage quasi position switch units, three voltage quasi position switch units, reaches the sketch map of multi voltage reference position switch unit.In Fig. 3 (a), output voltage V d can be switched to direct voltage Vdc or 0V.In Fig. 3 (b), output voltage V d can be switched to direct voltage Vdc, direct voltage Vdc or the 0V of twice.In Fig. 3 (c), output voltage V d can be switched to n direct voltage Vdc, n-1 direct voltage Vdc doubly doubly ... Or 0V.
Switching signal Sc2 in Fig. 2 comprises switching signal S1, S2, S3 ... And Sn.Produce switching signal Sc2 may command two voltage quasi position switch units, three voltage quasi position switch units, and multi voltage reference position switch unit and export desired voltage during the input of switching signal Sc2 according to the 4th matrix Pm4 and this stop time control signal d.
In this case second embodiment, suppose that a plurality of integer r comprise 0.85,2.29,0.57 ,-1.94 ,-1.77; It can resolve into integer ri and decimal rf respectively, and integer ri comprises 1,2,1, and-2 ,-2; Decimal ri comprises-0.15,0.29, and-0.43,0.06,0.23, this primary vector then
Figure BSA00000258992200091
this secondary vector Vu can obtain
Figure BSA00000258992200092
this first matrix Pm1 by 4011 pairs of these primary vectors of this sequencing unit μ ordering and just can be tried to achieve by equation Pm1 * μ=Vu
Like following formula:
Figure BSA00000258992200093
therefore can get
Figure BSA00000258992200094
The 3rd vector
Figure BSA00000258992200095
This second matrix
The 3rd matrix
Figure BSA00000258992200102
The 4th matrix Pm4=Pm3+c,
Figure BSA00000258992200103
then
Figure BSA00000258992200104
wherein
See also Fig. 3 (d), it is the sketch map of seven accurate switch units of this case second embodiment, five phase places.In this case second embodiment, seven accurate switch units of five phase places 50 comprise switch unit 501, switch unit 502, switch unit 503, switch unit 504, switch unit 505, export phase voltage Vd1, Vd2, Vd3, Vd4 respectively, reach Vd5.The output of the phase voltage of each switch unit all has seven kinds of voltage quasi positions, it is respectively-3V ,-2V ,-1V, 0V, 1V, 2V, and 3V, then numerical value 0,1,2,3,4,5, and 6 respectively representative-3V ,-2V ,-1V, 0V, 1V, 2V, reach 3V.Switching signal S1, S2, S3, S4, and S5 control switch unit 501, switch unit 502, switch unit 503, switch unit 504, and switch unit 505, one of them of seven kinds of voltage quasi positions that switch to respectively respectively.Therefore first this switch unit 501 of row vector
Figure BSA00000258992200105
representation switch signal S1 control at the 4th matrix Pm4 switches to 0V; And keep the period of 0.28T; The period that this switch unit 502 of switching signal S2 control switches to 1V and keeps 0.28T; The period that this switch unit 503 of switching signal S3 control switches to 0V and keeps 0.28T; This switch unit 504 of switching signal S4 control switches to-3V and period of keeping 0.28T, and this switch unit 505 of switching signal S5 control switches to-3V and period of keeping 0.28T.
The period that second this switch unit 501 of row vector
Figure BSA00000258992200111
representation switch signal S1 control of the 4th matrix Pm4 switches to 0V and keeps 0.06T; The period that this switch unit 502 of switching signal S2 control switches to 2V and keeps 0.06T; The period that this switch unit 503 of switching signal S3 control switches to 0V and keeps 0.06T; This switch unit 504 of switching signal S4 control switches to-3V and period of keeping 0.06T, and this switch unit 505 of switching signal S5 control switches to-3V and period of keeping 0.06T.The rest may be inferred, also can obtain in voltage and stop period that other period switched to.
In this case first embodiment, a kind of control device of AC/DC converter is suggested, and it comprises a signal generation unit and a converting unit.This signal generation unit responds an input signal and produces a switching policy control signal and stop the time control signal corresponding to one of this switchover policy control signal.This switchover policy control signal of this converting unit response produces a switching signal with this stops time control signal, and wherein this this switching signal of AC/DC converter response is to produce the alternating voltage of a leggy and many standards.
Wherein, this signal generation unit comprises a sequencing unit, a subtrator, reaches a recomposition unit.This sequencing unit receives this input signal; This input signal is a digital signal, and this input signal is in order to produce a plurality of numerical value, and these a plurality of numerical value are represented the voltage of the leggy of AC/DC converter desire generation; These a plurality of numerical value are represented with a primary vector; This sequencing unit produces a secondary vector with this primary vector ordering, and obtains one first matrix according to this primary vector and this secondary vector, and wherein this secondary vector comprises first element and last element.This subtrator added one first constant before first element of this secondary vector; And remove last element and form one the 3rd vector; First element in this secondary vector and last element are subtracted each other and obtain a difference; This difference is replaced first element of this secondary vector and forms a four-way amount, and the 3rd vector is deducted this four-way amount and obtains one the 5th vector.This recomposition unit obtains one second matrix according to this first a transpose of a matrix matrix and a preset matrix, and wherein the numerical value in this second matrix is relevant with this switchover policy control signal, and the numerical value in the 5th vector and this stop time control signal correction.Wherein, this first constant is 1.
In this case second embodiment, this signal generation unit comprises a resolving cell, a sequencing unit, a subtrator, reaches a recomposition unit.This resolving cell receives this input signal; This input signal is a digital signal; This input signal is in order to produce a plurality of numerical value; These a plurality of numerical value are represented the voltage of the leggy of AC/DC converter desire generation, and this resolving cell resolves into the decimal of an integer and between-1 and 1 with each numerical value in a plurality of numerical value, and this decimal of each numerical value is formed a primary vector.This sequencing unit produces a secondary vector with this primary vector ordering, and obtains one first matrix according to this primary vector and this secondary vector, and wherein this secondary vector comprises first element and last element.This subtrator is with to add numerical value before first element of this secondary vector be 1 element and remove last element and form a four-way amount; First element in this secondary vector and last element are subtracted each other and obtain a difference; This difference is replaced first element of this secondary vector and forms one the 5th vector, this four-way amount is deducted the 5th vector and obtains one the 3rd vector.This recomposition unit; Obtain one second matrix according to this first a transpose of a matrix matrix and a preset matrix; This second matrix is done add operation and translation computing and produce one the 4th matrix; Wherein the numerical value in the 4th matrix is relevant with this switchover policy control signal, and the numerical value in the 3rd vector and this stop time control signal correction.
Wherein, this first matrix multiply by this primary vector and obtains this secondary vector.
Wherein, this preset matrix is a upper triangular matrix.
Wherein said control device also comprises, seven accurate switch units of five phase places, and it comprises: one first switch unit, export one first phase voltage.One second switch unit is exported one second phase voltage.One the 3rd switch unit is exported a third phase voltage.One the 4th switch unit is exported one the 4th phase voltage.One the 5th switch unit is exported one the 5th phase voltage.Wherein this first phase voltage, this second phase voltage, this third phase voltage, the 4th phase voltage, and the 5th phase voltage respectively have one of them of seven kinds of voltage quasi positions respectively, this converting unit with this switching signal control respectively this first switch unit, this second switch unit, the 3rd switch unit, the 4th switch unit, and the 5th switch unit switch to one of them of seven kinds of voltage quasi positions.
In this case first embodiment; A kind of control method of AC/DC converter is suggested, and this control method comprises the following steps: (a) response one input signal and produces a switching policy control signal and stop the time control signal corresponding to one of this switchover policy control signal.(b) respond this switchover policy control signal and this stop time control signal and produce a switching signal, wherein this this drive signal of AC/DC converter response is to produce the alternating voltage of a leggy and many accurate positions.
Wherein, step (a) comprises the following step: (a1) receive this input signal, this input signal is a digital signal, and this input signal is in order to produce a plurality of numerical value, and these a plurality of numerical value form a primary vector, should a plurality of numerical orderings and produce a secondary vector.(a2) produce two vectors according to this secondary vector, this two vector is subtracted each other and obtains one the 3rd vector, the 3rd vector is represented during the input of this stop time control signal.(a3) try to achieve one first matrix according to this primary vector and this secondary vector, this first transpose of a matrix matrix multiply by a predetermined matrices and obtains one second matrix.(a4) this second matrix is relevant with this switchover policy control signal, produces this switching signal during the input according to this switchover policy control signal and this stop time control signal.
Wherein, Step (a2) comprises the following step: before first element of this secondary vector, add numerical value and be 1 element and remove last element and form a four-way amount; First element in this secondary vector and last element are subtracted each other and obtain a difference; This difference is replaced first element of this secondary vector and forms one the 5th vector, this four-way amount is deducted the 5th vector and obtains the 3rd vector.
Wherein, step (a3) comprises the following step: this first matrix and this primary vector are multiplied each other and obtain this secondary vector, try to achieve this first matrix by this.
In this case second embodiment; Wherein step (a) comprises the following step: (a1) receive this input signal; This input signal is a digital signal, and this input signal resolves into the decimal of an integer and between-1 and 1 in order to produce a plurality of numerical value with each numerical value in these a plurality of numerical value.(a2) this decimal with each numerical value forms a primary vector, with this decimal ordering of each numerical value and produce a secondary vector.(a3) produce two vectors according to this secondary vector, this two vector is subtracted each other and obtains one the 3rd vector, the 3rd vector is represented during the input of this stop time control signal.(a4) try to achieve one first matrix according to this primary vector and this secondary vector, this first transpose of a matrix matrix multiply by a predetermined matrices and obtains one second matrix.(a5) this second matrix is done add operation and translation computing and produce one the 4th matrix.(a6) produce this switching signal during the input according to the 4th matrix and this stop time control signal, wherein the 4th matrix is relevant with this switchover policy control signal.
Wherein, Step (a3) comprises the following step: with to add numerical value before first element of this secondary vector be 1 element and remove last element and form a four-way amount; The value of the value of first element in this secondary vector and last element is subtracted each other and obtain a difference; This difference is replaced first element of this secondary vector and forms one the 5th vector, this four-way amount is deducted the 5th vector and obtains the 3rd vector.
Wherein, step (a4) comprises the following step: this first matrix and this primary vector are multiplied each other and obtain this secondary vector, try to achieve this first matrix by this.
Wherein, step (a5) comprises the following step: to this integer of each numerical value in these these a plurality of numerical value of second matrix add-back and produce one the 3rd matrix.The value of each element of row vector in the 3rd matrix is increased identical numerical value or reduces identical numerical value to produce the 4th matrix, and wherein the value of each element in the 4th matrix is more than or equal to 0.
In sum; This case produces strategy for the control proposition one simple and easy switching signal of heterogeneous many accurate positions voltage source frequency converter; It is not subject to the form of input signal and load; For the voltage source frequency converter of any number of phases, all can be according to input signal the switchover policy of each switch in the generation system simultaneously, make the average voltage that reacts on load equal input voltage.Explanation of the present invention and embodiment are exposed in, and so it non-ly is used for limiting the present invention, this art of all conventions, and under spirit that does not break away from this present invention and scope, when doing various changes and modification, it must belong within the covering scope of patent of the present invention.

Claims (11)

1. the control device of an AC/DC converter comprises:
One signal generation unit responds an input signal and produces one and switch the policy control signal and stop the time control signal corresponding to one of this switchover policy control signal; And
One converting unit responds this switchover policy control signal and this stop time control signal and produces a switching signal, and wherein this this switching signal of AC/DC converter response is to produce the alternating voltage of a leggy and many accurate positions.
2. control device as claimed in claim 1, wherein:
This signal generation unit comprises:
One sequencing unit receives this input signal, and this input signal is a digital signal; This input signal is in order to produce a plurality of numerical value; These a plurality of numerical value are represented the voltage of the leggy of AC/DC converter desire generation, and these a plurality of numerical value represent that with a primary vector this sequencing unit is with this primary vector ordering and produce a secondary vector; And obtain one first matrix according to this primary vector and this secondary vector, wherein this secondary vector comprises first element and last element;
One subtrator; With to add numerical value before first element of this secondary vector be 1 element and remove last element and form a four-way amount; First element in this secondary vector and last element are subtracted each other and obtain a difference; This difference is replaced first element of this secondary vector and forms one the 5th vector, this four-way amount is deducted the 5th vector and obtains one the 3rd vector; And
One recomposition unit obtains one second matrix according to this first a transpose of a matrix matrix and a preset matrix, and wherein the numerical value in this second matrix is relevant with this switchover policy control signal, and the numerical value in the 3rd vector and this stop time control signal correction.
3. control device as claimed in claim 1, wherein:
This signal generation unit comprises:
One resolving cell; Receive this input signal; This input signal is a digital signal; This input signal is in order to produce a plurality of numerical value, and these a plurality of numerical value are represented the voltage of the leggy of AC/DC converter desire generation, and this resolving cell resolves into the decimal of an integer and between-1 and 1 with each numerical value in a plurality of numerical value;
One sequencing unit; This decimal of each numerical value is formed a primary vector; This sequencing unit produces a secondary vector with this primary vector ordering, and obtains one first matrix according to this primary vector and this secondary vector, and wherein this secondary vector comprises first element and last element; One subtrator; With to add numerical value before first element of this secondary vector be 1 element and remove last element and form a four-way amount; First element in this secondary vector and last element are subtracted each other and obtain a difference; This difference is replaced first element of this secondary vector and forms one the 5th vector, this four-way amount is deducted the 5th vector and obtains one the 3rd vector; And
One recomposition unit; Obtain one second matrix according to this first a transpose of a matrix matrix and a preset matrix; This second matrix is done add operation and translation computing and produce one the 4th matrix; Wherein the numerical value in the 4th matrix is relevant with this switchover policy control signal, and the numerical value in the 3rd vector and this stop time control signal correction.
4. control device as claimed in claim 3, wherein:
This first matrix multiply by this primary vector and obtains this secondary vector; And
Should preset matrix be upper triangular matrix.
5. control device as claimed in claim 3 also comprises:
Seven accurate switch units of five phase places comprise:
One first switch unit is exported one first phase voltage;
One second switch unit is exported one second phase voltage;
One the 3rd switch unit is exported a third phase voltage;
One the 4th switch unit is exported one the 4th phase voltage; And
One the 5th switch unit; Export one the 5th phase voltage; Wherein this first phase voltage, this second phase voltage, this third phase voltage, the 4th phase voltage, and the 5th phase voltage respectively have one of them of seven kinds of voltage quasi positions respectively, this converting unit with this switching signal control respectively this first switch unit, this second switch unit, the 3rd switch unit, the 4th switch unit, and the 5th switch unit switch to one of them of seven kinds of voltage quasi positions.
6. the control method of an AC/DC converter, this control method comprises the following steps:
(a) response one input signal and produce and switch the policy control signal and stop the time control signal corresponding to one of this switchover policy control signal; And
(b) respond this switchover policy control signal and this stop time control signal and produce a switching signal, wherein this this switching signal of AC/DC converter response is driven to produce the alternating voltage of a leggy and many accurate positions.
7. control method as claimed in claim 6, wherein step (a) comprises the following step:
(a1) receive this input signal, this input signal is a digital signal, and this input signal is in order to produce a plurality of numerical value, and these a plurality of numerical value form a primary vector, should a plurality of numerical orderings and produce a secondary vector;
(a2) produce two vectors according to this secondary vector, this two vector is subtracted each other and obtains one the 3rd vector, the 3rd vector is represented during the input of this stop time control signal;
(a3) one first matrix and this primary vector are multiplied each other and obtain this secondary vector, try to achieve this first matrix by this, and this first transpose of a matrix matrix multiply by a predetermined matrices and obtains one second matrix; And
(a4) this second matrix is relevant with this switchover policy control signal, produces this switching signal during the input according to this switchover policy control signal and this stop time control signal.
8. control method as claimed in claim 7, wherein step (a2) comprises the following step:
Before first element of this secondary vector, add numerical value and be 1 element and remove last element and form a four-way amount; First element in this secondary vector and last element are subtracted each other and obtain a difference; This difference is replaced first element of this secondary vector and forms one the 5th vector, this four-way amount is deducted the 5th vector and obtains the 3rd vector.
9. control method as claimed in claim 6, wherein step (a) comprises the following step:
(a1) receive this input signal, this input signal is a digital signal, and this input signal resolves into the decimal of an integer and between-1 and 1 in order to produce a plurality of numerical value with each numerical value in these a plurality of numerical value;
(a2) this decimal with each numerical value forms a primary vector, with this decimal ordering of each numerical value and produce a secondary vector;
(a3) produce two vectors according to this secondary vector, this two vector is subtracted each other and obtains one the 3rd vector, the 3rd vector is represented during the input of this stop time control signal;
(a4) one first matrix and this primary vector are multiplied each other and obtain this secondary vector, try to achieve this first matrix by this, this first transpose of a matrix matrix multiply by a predetermined matrices and obtains one second matrix;
(a5) this second matrix is done add operation and translation computing and produce one the 4th matrix; And
(a6) produce this switching signal during the input according to the 4th matrix and this stop time control signal, wherein the 4th matrix is relevant with this switchover policy control signal.
10. control method as claimed in claim 9, wherein step (a3) comprises the following step:
Before first element of this secondary vector, add numerical value and be 1 element and remove last element and form a four-way amount; First element in this secondary vector and last element are subtracted each other and obtain a difference; This difference is replaced first element of this secondary vector and forms one the 5th vector, this four-way amount is deducted the 5th vector and obtains the 3rd vector.
11. control method as claimed in claim 9, wherein step (a5) comprises the following step:
To this integer of each numerical value in these these a plurality of numerical value of second matrix add-back and produce one the 3rd matrix; And
The value of each element of row vector in the 3rd matrix is increased identical numerical value or reduces identical numerical value to produce the 4th matrix, and wherein the value of each element in the 4th matrix is more than or equal to 0.
CN201010273182.1A 2010-09-02 2010-09-02 Control device of direct-current/alternating current converter and control method thereof Expired - Fee Related CN102386798B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201010273182.1A CN102386798B (en) 2010-09-02 2010-09-02 Control device of direct-current/alternating current converter and control method thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201010273182.1A CN102386798B (en) 2010-09-02 2010-09-02 Control device of direct-current/alternating current converter and control method thereof

Publications (2)

Publication Number Publication Date
CN102386798A true CN102386798A (en) 2012-03-21
CN102386798B CN102386798B (en) 2014-02-26

Family

ID=45825864

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201010273182.1A Expired - Fee Related CN102386798B (en) 2010-09-02 2010-09-02 Control device of direct-current/alternating current converter and control method thereof

Country Status (1)

Country Link
CN (1) CN102386798B (en)

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20060197491A1 (en) * 2002-07-31 2006-09-07 Geraldo Nojima Low voltage, two-level, six-pulse induction motor controller driving a medium-to-high voltage, three-or-more-level ac drive inverter bridge
US20070200607A1 (en) * 2006-02-28 2007-08-30 Origin Electric Co., Ltd. Three-phase voltage-fed ac/dc converter
US20100172162A1 (en) * 2009-01-07 2010-07-08 Rockwell Automation Technologies, Inc. Systems and methods for common-mode voltage reduction in fully regenerative ac drives

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20060197491A1 (en) * 2002-07-31 2006-09-07 Geraldo Nojima Low voltage, two-level, six-pulse induction motor controller driving a medium-to-high voltage, three-or-more-level ac drive inverter bridge
US20070200607A1 (en) * 2006-02-28 2007-08-30 Origin Electric Co., Ltd. Three-phase voltage-fed ac/dc converter
US20100172162A1 (en) * 2009-01-07 2010-07-08 Rockwell Automation Technologies, Inc. Systems and methods for common-mode voltage reduction in fully regenerative ac drives

Also Published As

Publication number Publication date
CN102386798B (en) 2014-02-26

Similar Documents

Publication Publication Date Title
JP5163734B2 (en) 3-level inverter
US20130163301A1 (en) Power conversion apparatus
KR102009512B1 (en) Apparatus and method for generating offset voltage of 3-phase inverter
CN104811073A (en) Converter module, device, system and related method
US8248828B2 (en) Medium voltage inverter system
JP3226609B2 (en) Parallel operation control device for power converter
KR101296161B1 (en) A controller apparatus for controlling a DC/AC converter and a method thereof
Shahbazi et al. Power electronic converters in microgrid applications
CN102386798B (en) Control device of direct-current/alternating current converter and control method thereof
Cortes et al. A comparative study of predictive current control for three-phase voltage source inverters based on switching frequency and current error
Grimm et al. Sphere decoding based long-horizon predictive control of three-level NPC back-to-back PMSG wind turbine systems
Jeong et al. A common-mode voltage reduction method of FCS-MPC in H8 inverter for SPMSM drive system considering dead-time effect
Ahmed et al. Investigation of space vector modulated dual matrix converters feeding a seven phase open-end winding drive
Ahmed et al. A novel asymmetric three phase multilevel inverter with reduced switches
GÜNDOĞDU et al. Analysis and Simulation of A Three-Phase Delta Inverter for A Star-Connected RL Load
Ramos et al. Inverter losses analysis for dual FED open winding machines with a novel modulation technique
Selmi et al. A novel single phase transformerless inverter topology for PV applications
JP7313541B2 (en) Power conversion system and power conversion control method
Khan et al. Real-Time Implementation and Comparative Analysis of αβ and gh Reference Framed SVPWM Techniques for a Three-Level NPC Induction Motor Drive
Aly et al. Predictive Control for Multilevel Inverters with Reduced Number of Commutations
Weires et al. Optimized pulse pattern with half-wave symmetry for 5-level converter
Chang et al. A Voltage-Following Strategy Used in Programmable Electronic Loads with Shared DC Bus
WO2021146995A1 (en) Apparatus and method of power transmission
Abbasi et al. Modular approach to implement model predictive control on three phase voltage source inverter
Rodriguez et al. A generalized voltage balancing algorithm for modular multilevel cascaded converters

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20140226

CF01 Termination of patent right due to non-payment of annual fee