CN102385648A - Method and system for reducing congestion in chip design - Google Patents
Method and system for reducing congestion in chip design Download PDFInfo
- Publication number
- CN102385648A CN102385648A CN2010102735470A CN201010273547A CN102385648A CN 102385648 A CN102385648 A CN 102385648A CN 2010102735470 A CN2010102735470 A CN 2010102735470A CN 201010273547 A CN201010273547 A CN 201010273547A CN 102385648 A CN102385648 A CN 102385648A
- Authority
- CN
- China
- Prior art keywords
- characteristic device
- logical organization
- replaced
- characteristic
- congestion
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Landscapes
- Design And Manufacture Of Integrated Circuits (AREA)
Abstract
The invention discloses a method and a system for reducing congestion in chip design, wherein the method comprises the steps of searching, obtaining and replacing; search at least one device which is easy to cause congestion in a congestion area from a net list and take the device as a feature device; obtain a logic structure which contains the feature device searched above and can be replaced in the congestion area according to the at least one feature device searched from the congestion area and the connection relation of the devices in the net list; use logic structures which use the same logic functions and can not cause congestion to replace the logic structure which can be replaced. By adopting the method and the system, the congestion in an integration circuit can be reduced, an iterative process designed in the integration circuit is reduced and the effect of congestion process on the design progress can be reduced to the maximum extent.
Description
Technical field
The present invention relates generally to design of integrated circuit, more specifically, the present invention relates to reduce in a kind of chip design congested method and system.
Background technology
Present large scale integrated circuit often comprises and surpasses 1,000,000 logic gates.The placement of chip internal device (Cell) be connected the more and more difficult that becomes.Figure 1A shows the space structure of existing IC chip, and is visible by Figure 1A, the basic layer (Base Layer) that the bottom of chip is made up of transistor, the metal level that the upper strata is made up of metal connecting line.
If in the specific region of chip, the cabling resource that metal level provides cabling resource less than desirable just is called " congested ".Usually, the designer uses congested matrix or congested figure to describe the congested order of severity and congested position on chip.Figure 1B shows the example of a congested matrix and congested figure.Like Fig. 2 B, the left side is congested figure, generally is the figure of a colour, changes into artwork master here.Congested figure describes congestion severity according to the purple order of the yellowish green ultramarine of blood orange usually, congested the most serious, orange, yellow, green, the cyan of red expression ... Congestion severity weakens successively.In the congested matrix statistics on Figure 1B the right; The zone is divided into several blockages; Can hold some root lines in each blockage; Certain edge of blockage has the interconnection resources of some; The line demand on this edge than on the interconnection resources numerical value that obtained a number percent be used to represent Congestion Level SPCC, every line all can pass through several edges, the Congestion Level SPCC of line can use it the percentages at that edge of congested the most serious (percentages is maximum) of process represent.First column number is according to showing that Congestion Level SPCC, second hurdle are exactly the number of edges that reaches the blockage of this congested numerical value, and third column is the wiring quantity that reaches this congested numerical value.Too serious congestion can cause does not have enough cabling space, makes the chip of design have no idea to connect up.Therefore, in the chip design process, need minimizing congested, lighter color among the congested figure of the feasible integrated circuit of designing, and the data on first hurdle meet certain requirements in the congested matrix, for example, all are lower than 100% or 90%, or the like.
Reduce congested method in the existing integrated circuits design and comprise following several kinds:
First kind method: these class methods are after layout (full placement) is accomplished in design, from physically design being changed, for example to change the position and the shape of device, make that the demand distribution of cabling resource is more balanced.Specifically comprise:
(1) the swollen method that rises (Inflation): this method is as shown in Figure 2, in that congested regional functions of use is just the same but device that driving force is bigger replaces the little device of original driving force.Its width of device that driving force is big more is big more, and pin distances is big more, makes the pin densities of unit area reduce, and the distance of cabling can be reduced congested by swollen spreading between device; This method uses the big device of driving force can also make away the metal level of line options more in addition, and balance is used the metal level resource more.The shortcoming of this method is if each layer metal congested all very big in the metal level, and the use of this method is just very limited.
(2) development method (Spreading): this method is as shown in Figure 3; In congested zone with original device to around the diffusion, be distributed to bigger zone, like this; The demand of unit area cabling reduces; And the area that enlarges makes the cabling resource also enlarge, and can introduce more cabling resource, solves congestion problems.It is longer that the shortcoming of this method is exactly that cabling becomes, and when the line more complicated, acts on also limited.
(3) reduce intersection collimation method (De-cross): this method is as shown in Figure 4, in the method, can make that the intersection cabling becomes parallel cabling through the annexation of exchange pin, thereby the line that reduces between the different components intersects, and reduces congested.If but congested be that this method use is little because the high pin densities of device causes.
Second class methods: these class methods are through rewriteeing the RTL coding; Perhaps reform and be encoded to the gate leve mapping from RTL/GTECH; Select better to avoid congested gate leve structure to reduce the congestion problems of chip design, Fig. 5 schematically shows an instance of this method.The RTL coding is the high-level programming language of integrated circuit; The design process of integrated circuit is at first carried out RTL coding (RTL coding), through using integrated circuit design tool (for example synopsys design compiler), RTL is compiled into the net table of gate leve then; The device and the annexation that comprise chip in the net table; This process is called comprehensively, carrying out put (Plcement) of chip device, analyzes congested more then.In Fig. 5, the left side is the different RTL codings for same section function, and the right is corresponding device and an annexation thereof of each code.When using one section upper left RTL code, if find that appearance is congested, can use the RTL code of lower-left to substitute, because in the device and annexation thereof of the RTL code of lower-left correspondence, the cabling that needs still less more helps reducing congested.But in the IC design process, front end is write the designer of RTL and the different often designer of wiring personnel of rear end; Said method generally needs to cooperate between the different designers; And the layout of designing wants also whether repeated validation is congested meets the demands, if do not satisfy, also will get back to the RTL coding; Repeatedly iterate, cause the design cycle longer.
Summary of the invention
Reducing congested method in the existing IC design process has like this or such shortcoming; The present invention proposes in a kind of new IC design process and reduce congested method and system; This method and system is through in accomplishing the net table of putting; To the detection and the replacement of the congested Wiring structure of poor efficiency, reduced congested in the integrated circuit.This method need not to get back to RTL code (for example Verlog or VHDL language write code) or GTECH, has reduced iterative process, farthest reduces the influence of congested process to design schedule.
According to an aspect of the present invention, the congested method of minimizing in a kind of chip design is provided, has comprised:
Search step searches out from the net table that at least one causes congested device easily in the areas of congestion, is the characteristic device of this areas of congestion;
Obtain step, at least one the characteristic device that searches out according to this areas of congestion, and the annexation of device in should the net table obtain to comprise in this areas of congestion the be replaced logical organization of the above-mentioned characteristic device that searches out; And
Replacement step uses the identity logic function still can not cause the congested above-mentioned logical organization that is replaced of logical organization replacement.
According to another aspect of the present invention, the congested system of minimizing in a kind of chip design is provided, has comprised:
Searcher is used for searching out from the net table that at least one causes the device of congested device easily the areas of congestion, and this causes the characteristic device of congested device for this areas of congestion easily;
Obtain device, at least one the characteristic device that searches out according to this areas of congestion, and the annexation of device in should the net table obtain to comprise in this areas of congestion the device of the be replaced logical organization of the above-mentioned characteristic device that searches out; And
Alternative is used to use the identity logic function still can not cause the congested above-mentioned device that is replaced logical organization of logical organization replacement.
Description of drawings
Through the more detailed description to illustrated embodiments of the invention mode in the accompanying drawing, above-mentioned and other purpose, characteristic and advantage of the present invention will become more obvious, and wherein, identical reference number is represented the same parts in the illustrated embodiments of the invention mode usually.
Figure 1A shows the space structure of existing IC chip;
Figure 1B shows the example of a congested matrix and congested figure;
Fig. 2 is the plavini synoptic diagram;
Fig. 3 is the development method synoptic diagram;
Fig. 4 is for reducing intersection collimation method synoptic diagram;
Fig. 5 schematically shows an instance of second class methods.
Fig. 6 shows according to the process flow diagram that reduces congested method in the chip design of one embodiment of the present invention;
Fig. 7 schematically shows the process flow diagram of the embodiment of a kind of step S602;
Fig. 8 has provided the method for grouping and the example of grouping;
The example of Fig. 9 for dividing into groups; And
Figure 10 illustrates the flow process that each characteristic device is all obtained to be replaced logical organization as an independent characteristic device;
Figure 11 reduces congested system in a kind of chip design.
Embodiment
To describe preferred implementation of the present invention in further detail with reference to accompanying drawing, show the preferred embodiments of the present invention in the accompanying drawings.Yet the present invention can should not be construed by the embodiment that sets forth here with the various forms realization and limit.On the contrary, it is in order to make the present invention thorough more and complete that these embodiment are provided, and, fully scope of the present invention is conveyed to those skilled in the art.
Reduce congested method in the existing integrated circuits design process and all have certain problem, first kind method is actual to be the congested method of physical layer intervention minimizing of layout, and problem-solving ability is limited; Second class methods are equivalent to return the congested problem of incipient stage consideration of design, though can solve more congestion problems, such iterating repeatedly can increase the design cycle.In the IC design process; Most important design parameter is the area and the time delay of integrated circuit, under the situation that satisfies these two design objectives, can adopt multiple design; Satisfy the design objective that further requires, the integrated circuit of for example designing does not have congested problem.
In one embodiment of the invention; Proposed to reduce in a kind of chip design congested method; Fig. 6 shows the idiographic flow of this method, and according to Fig. 6, step S601 is a search step; Search out from the net table that at least one causes congested device easily in the areas of congestion, be the characteristic device of this areas of congestion; Step S602 is for obtaining step, and at least one the characteristic device that searches out according to this areas of congestion, and the annexation of device in should the net table obtain to comprise in this areas of congestion the be replaced logical organization of the above-mentioned characteristic device that searches out; Step S603 is a replacement step, uses the identity logic function still can not cause the congested above-mentioned logical organization that is replaced of logical organization replacement.
Specifically, congested zone can use existing congested figure or congested matrix to obtain, for congested figure; Can go out areas of congestion through designer's manual markings; In general, the areas of congestion that obtains like this can be regular, also can be irregular; In a kind of in addition method, still can use an appropriate threshold, congested figure or congested matrix filter are gone out areas of congestion, the areas of congestion that obtains so generally is irregular.The shape of areas of congestion does not influence follow-up disposal route.
In characteristic device search procedure; Use LEF (the library exchange format) file of the technology of this chip design use, the LEF file is storehouse DIF file, and it is to describe library unit; Just the physical attribute of each device comprises port position, layer definition and through hole definition.The bottom geometric detail of unit that it is abstract provides enough information, so that allow wiring unit to carry out the unit on the basis of revising and connect internal element not being retrained.Below schematically show the form example of LEF file:
Macro?macro_name
Macro?data
{Pin?Statement}
{OBS?Statement}
{Timing?Statement}
END?macro_name
In the characteristic device search procedure, also to use the net table of designing.The net table refers in the IC design process, RTL coding (Verlog or VHDL are mainstream speech), comprehensive after, the gate level netlist that obtains.In the net table, comprising device and annexation thereof, following example has provided the example of a part gate level netlist:
XOR2_C?U1153(.A(\cum_unit[91])，.B(n1591)，.Z(n1206))；
A022_E?U1154(.A1(sigma[92])，.A2(n1101)，.B1(n1209)，.B2(n11)，.Z(N279))；
XOR2_C?U1155(.A(n1985)，.B(n2113)，.Z(n1209))；
……
Wherein, XOR2_C is a kind of device, and .A is a device pin, and after the .A in the bracket is the title of line.
In a kind of characteristic device way of search, can use the mode of tabling look-up, all characteristic devices in the LEF storehouse are formed a characteristic device table.The selection standard of characteristic device in the characteristic device table mainly combines the logic function of device to choose with pin densities, and for example requiring logic function is { AOI, OAI, AND4}; And pin densities is no more than 8 pins (pin) greater than area on 0.001um2.From the net table, screen the characteristic device of this areas of congestion in the characteristic device list then.The characteristic device that filters out causes congested characteristic device easily in this areas of congestion.
In other a kind of characteristic device way of search; At first obtain all devices in this areas of congestion according to the net table; Then in the LEF storehouse according to the characteristic device selection standard (selection standard of characteristic device is identical in this selection standard and the above-mentioned characteristic device table) of definition; From all device selected characteristic devices of above-mentioned acquisition, as causing congested characteristic device in this areas of congestion easily.
After obtaining the characteristic device, though these characteristic devices possibly be directly to cause congested reason; Angle from IC design; These devices are not suitable for direct replacement, because see from the angle of the corresponding logical organization of RTL coding, need to use the corresponding logical organization that comprises this characteristic device to replace; Therefore, it is very important finding corresponding be replaced logical organization.The fundamental purpose of step S602 is this.
Fig. 7 schematically shows the process flow diagram of the embodiment of a kind of step S602; In this embodiment, according to Fig. 7, at step S701; Net is shown to output side signal to search; Obtain the grouping of at least one the characteristic device in this areas of congestion, wherein, the characteristic device with identical merging point is in a grouping; If characteristic device not with any one characteristic device in a grouping, this characteristic device is independent characteristic device.Fig. 8 has provided the method for grouping and the example of grouping; The annexation of device in the net table of describing according to the left side of Fig. 8; Suppose that device a, device b, device c and device d are the characteristic device; To outbound course (direction of arrow points), the i point is the merging point of characteristic device a and b, and j is the merging point of c and d.Merging point just characteristic device is followed the trail of the point that converge for the first time in the path forward.Therefore, device a and b are in a grouping; Device c and d are in another divides into groups; There is not independent characteristic device in this example.The right half part of Fig. 8 has provided the logical organization example that the characteristic device divides into groups.
At step S702; According to the grouping of the characteristic device that contains that obtains and the corresponding relation of at least one logical organization; In the net table; To this packet signal input direction search, judge whether one of at least one logical organization that can be replaced coupling of the input signal quantity that searches for above-mentioned at least one in dividing into groups one with this; Here, in general the grouping of the characteristic device that contains and the corresponding relation of at least one logical organization are set up according to the characteristics of this technology by the designer in advance, and storage.Can adopt the mode of table to store, also can adopt other data structure storage such as array.Following table 1 has provided the example of corresponding relation of grouping and at least one logical organization of a characteristic device of expressing to contain with the mode of table.Illustrate for table 1, when certain grouping contains 2 AND devices, this divides into groups just to be one four and imports gate or multibit adder, or other logic functions.
The example of Fig. 9 for dividing into groups; In the grouping that characteristic device a and the b of Fig. 9 form, according to table 1, at first search has four input gates of minimum input end (6 input ends to be arranged most; The public input link number that will search be 6); Begin through behind some combinational logic devices, to have obtained 2 public incoming lines (shown in the left-hand broken line bar) from the control end (shown in the dashed bars) of characteristic device to the search of signal input direction.These two public control lines add that 4 data lines (shown in the solid line of left side) constitute the input signal that 6 public incoming lines are formed, and meet the boundary condition of four input gates.If satisfy condition, four input gates are Search Results, the logical organization that is replaced that promptly searches; In the time of the search failure, can transfer the search totalizer, by that analogy.
A kind of preferred embodiment in, judge whether one of at least one logical organization that can be replaced coupling is from the corresponding logical organization of dividing into groups, to mate successively to the input signal quantity search with this; In other a kind of embodiment, at first mate from minimum input, if do not match, successively the counterlogic structure with more less input is mated again.
The grouping of the characteristic device that table 1 contains and the mapping table of at least one logical organization
At step S703, if there is coupling, then this logical organization that searches is the be replaced logical organization of this grouping; At step S704, if there is not coupling, then this grouping does not exist and can be replaced logical organization.
In Fig. 7 and the embodiment shown in Figure 9, at first the characteristic device is divided into groups, judge whether then to exist to be replaced structure.In the another one embodiment; At least one the characteristic device that searches out is not divided into groups, but with each characteristic device all as an independent characteristic device, Figure 10 illustrates the flow process that each characteristic device is all obtained to be replaced logical organization as independent characteristic device; According to Figure 10; At step S1001, according to the characteristic device that obtains and the corresponding relation of at least one logical organization, in the net table; For one of above-mentioned at least one characteristic device to this characteristic device signal input direction search, judge whether one of at least one logical organization that can be replaced coupling of the input signal quantity that searches with this; At step S1002, if there is coupling, then this logical organization that searches is the be replaced logical organization of this characteristic device; At step S1003, if there is not coupling, then this characteristic device does not exist and can be replaced logical organization.Concrete implementation and step S702, S703 and S704 are similar.
In further embodiment; Can also at first use step shown in Figure 7; At first obtain corresponding the be replaced logical organization of dividing into groups to dividing into groups; For the characteristic device in any one divides into groups not, as the independent characteristic device, use method shown in Figure 10 to obtain be replaced logical organization of its correspondence it then.In other embodiment,, as the independent characteristic device, use method shown in Figure 10 to obtain corresponding the be replaced logical organization of each characteristic device each the characteristic device in dividing into groups if divide into groups not exist corresponding be replaced logical organization.
In one embodiment; In the step S603 replacement process, that use the identity logic function still can not cause congested logical organization to replace, therefore; Generally in table 1; All exist the logic function of this logical organization to describe, the designer generally need set up a logical organization and the corresponding relation of replacing structure according to process characteristic, and the congested logical organization that can not cause efficiently that various logic functions is corresponding is organized; Use certain mode to store, for example table, structure or array or the like.Table 2 schematically shows a kind of logical organization substitution table, can be according to the corresponding relation that provides in this table, and the above-mentioned logical organization that is replaced that the efficient configuration replacement that the logic function in the use table is identical searches out.In the concrete replacement process; In the net table in areas of congestion, original the be replaced logical organization of efficient logical organization replacement that obtains tabling look-up generally can use design tool to replace; Net table after modify device annexation, output can be replaced logical organization and be replaced.Above-mentioned table 2 is a kind of schematic substitution tables, and those skilled in the art can know, in the substitution table; For a kind of logical organization; Have at least a efficient configuration and replace structure as the candidate, congested if wherein a kind of structure also can cause, can also continue to judge follow-up candidate structure; Further judge, or the like.
Table 2 logical organization substitution table
Under same inventive concept; The invention also discloses the congested system 1000 of minimizing in a kind of chip design; Shown in figure 11; This system comprises: searcher 1101, be used for searching out that at least one causes the device of congested device easily the areas of congestion from the net table, and this causes the characteristic device of congested device for this areas of congestion easily; Obtain device 1102, at least one the characteristic device that searches out according to this areas of congestion, and the annexation of device in the net table obtain to comprise in this areas of congestion the device of the be replaced logical organization of the above-mentioned characteristic device that searches out; And alternative 1103, be used to use the identity logic function still can not cause the congested above-mentioned device that is replaced logical organization of logical organization replacement.
In one embodiment, obtain device and comprise: grouped element, be used for the net table to output side signal obtaining the unit of at least one grouping of the characteristic device in this areas of congestion to search, wherein, the characteristic device with identical merging point is in a grouping; And grouping matching unit; Be used for according to the grouping of the characteristic device that contains that obtains and the corresponding relation of at least one logical organization, in this net table, for one in above-mentioned at least one grouping; Signal input direction search to this grouping; Judge the input signal quantity unit whether one of at least one logical organization that can be replaced is mated with this that searches, if wherein there is coupling, then the logical organization of this coupling is the be replaced logical organization of this grouping.In preferred embodiment; Above-mentioned acquisition device further comprises: independent characteristic device matching unit; Be used for according to the characteristic device that obtains and the corresponding relation of at least one logical organization; In this net table, to this characteristic device signal input direction search, judge the whether unit of one of at least one logical organization that can be replaced coupling of the input signal quantity that searches with this for of at least one the characteristic device in any one divides into groups not; If wherein there is coupling, then this logical organization that searches is the be replaced logical organization of this characteristic device.Another preferred embodiment in; Above-mentioned acquisition device further comprises: characteristic device matching unit in the grouping; Can be replaced logical construction if be used for for dividing into groups not exist; Based on the characteristic device that obtains and the corresponding relation of at least one logical construction, to this characteristic device signal input direction search, judge the input signal quantity unit whether one of at least one logical construction that can be replaced is mated with this that searches at least one the characteristic device in dividing into groups; If wherein there is coupling, then this logical construction that searches is the be replaced logical construction of this characteristic device; If there is not coupling, then this characteristic device does not exist and can be replaced logical construction.
In another embodiment; The acquisition device comprises: the device matching unit; Be used for according to the characteristic device that obtains and the corresponding relation of at least one logical organization; In net table, to this characteristic device signal input direction search, judge the whether unit of one of at least one logical organization that can be replaced coupling of the input signal quantity that searches with this for of above-mentioned at least one characteristic device; If wherein there is coupling, then this logical organization that searches is the be replaced logical organization of this characteristic device; If there is not coupling, then this characteristic device does not exist and can be replaced logical organization.
In another embodiment, the searcher of this system further comprises: the unit that is used for all characteristic devices of LEF storehouse are formed a characteristic device table; And be used for from the unit of the characteristic device of this areas of congestion of net table screening the characteristic device list.
In the embodiment of another, the searcher of this system further comprises: the unit that is used for obtaining according to the net table all devices of this areas of congestion; And be used in the LEF storehouse according to the characteristic device selection standard of definition, the unit of selected characteristic device from all devices of above-mentioned acquisition.
In whole embodiments of the present invention, be based on the corresponding relation of logical construction and its replacement structure in the alternative, this can be replaced logical construction to use the efficient configuration replacement identical with the logic function that can be replaced logical construction.
In one embodiment of the invention, this system also comprises output unit, is used to export the device of the net table after can being replaced the public opinion-medium structure and being replaced.
Though illustrate and describe exemplary embodiment of the present invention here; But should be appreciated that and the invention is not restricted to these accurate embodiment; And under the situation that does not deviate from scope of the present invention and aim, those of ordinary skills can carry out the modification of various variations to embodiment.All these variations and modification are intended to be included in the scope of the present invention defined in the appended claims.
Claims (18)
1. reduce congested method in a chip design, comprising:
Search step searches out from the net table that at least one causes congested device easily in the areas of congestion, is the characteristic device of this areas of congestion;
Obtain step, at least one the characteristic device that searches out according to this areas of congestion, and the annexation of device in should the net table obtain to comprise in this areas of congestion the be replaced logical organization of the above-mentioned characteristic device that searches out; And
Replacement step uses the identity logic function still can not cause the congested above-mentioned logical organization that is replaced of logical organization replacement.
2. method according to claim 1, wherein said acquisition step comprises:
To this net table to output side signal to search, obtain at least one grouping of the characteristic device in this areas of congestion, wherein, the characteristic device with identical merging point is in a grouping;
Based on the grouping that contains the characteristic device that obtains and the corresponding relation of at least one logical construction; In this net table; For one in above-mentioned at least one grouping; To the search of the signal input direction of this grouping, judge whether one of at least one logical construction that can be replaced coupling of the input signal quantity that searches with this;
If there is coupling, then the logical organization of this coupling is the be replaced logical organization of this grouping.
3. method according to claim 1, wherein said acquisition step comprises:
Based on the characteristic device that obtains and the corresponding relation of at least one logical construction; In this net table; For one of above-mentioned at least one characteristic device to this characteristic device signal input direction search, judge whether one of at least one logical construction that can be replaced coupling of the input signal quantity that searches with this;
If there is coupling, then this logical organization that searches is the be replaced logical organization of this characteristic device.
4. method according to claim 2, wherein this method further comprises:
Based on the characteristic device that obtains and the corresponding relation of at least one logical construction; In this net table; To this characteristic device signal input direction search, judge whether one of at least one logical construction that can be replaced coupling of the input signal quantity that searches for of at least one the characteristic device in any one divides into groups not with this;
If there is coupling, then this logical organization that searches is the be replaced logical organization of this characteristic device.
5. according to claim 2 or 4 described methods, wherein this method further comprises:
If judging, said corresponding relation based on the grouping that contains the characteristic device that obtains and at least one logical construction do not have coupling; I.e. this grouping does not exist in the time of can being replaced logical construction; Based on the characteristic device that obtains and the corresponding relation of at least one logical construction; In net table, at least one the characteristic device in dividing into groups for this is to this characteristic device signal input direction search, judges whether one of at least one logical construction that can be replaced coupling with this of the input signal quantity that searches;
If there is coupling, then this logical organization that searches is the be replaced logical organization of this characteristic device.
6. the described method of one of claim 1-5, wherein said search step further comprises:
All characteristic devices in the LEF storehouse are formed a characteristic device table;
The characteristic device of this areas of congestion of screening in the characteristic device list from this net table.
7. the described method of one of claim 1-5, wherein said search step further comprises:
Obtain all devices in this areas of congestion according to the net table;
In the LEF storehouse according to the definition characteristic device selection standard, selected characteristic device from all devices of above-mentioned acquisition.
8. according to the described method of one of claim 1-7, wherein be according to the corresponding relation of logical organization with the replacement structure in the replacement step, this can be replaced logical organization to use the replacement structure replacement identical with the logic function that can be replaced logical organization.
9. according to the described method of one of claim 1-8, wherein also comprise:
Net table after output can be replaced logical organization and is replaced.
10. reduce congested system in a chip design, comprising:
Searcher is used for searching out from the net table that at least one causes the device of congested device easily the areas of congestion, and this causes the characteristic device of congested device for this areas of congestion easily;
Obtain device, at least one the characteristic device that searches out according to this areas of congestion, and the annexation of device in should the net table obtain to comprise in this areas of congestion the device of the be replaced logical organization of the above-mentioned characteristic device that searches out; And
Alternative is used to use the identity logic function still can not cause the congested above-mentioned device that is replaced logical organization of logical organization replacement.
11. system according to claim 10, wherein said acquisition device comprises:
Grouped element is used for this net table to output side signal obtaining the unit of at least one grouping of the characteristic device in this areas of congestion to search, and wherein, the characteristic device with identical merging point is in a grouping;
The grouping matching unit; Be used for according to the grouping that contains the characteristic device that obtains and the corresponding relation of at least one logical organization, in this net table, for one in above-mentioned at least one grouping; Signal input direction search to this grouping; Judge the input signal quantity unit whether one of at least one logical organization that can be replaced is mated with this that searches, if wherein there is coupling, then the logical organization of this coupling is the be replaced logical organization of this grouping.
12. system according to claim 10, wherein said acquisition device comprises:
The device matching unit; Be used for according to the characteristic device that obtains and the corresponding relation of at least one logical organization; In the net table; For one of above-mentioned at least one characteristic device to this characteristic device signal input direction search, judge the whether unit of one of at least one logical organization that can be replaced coupling of the input signal quantity that searches with this; If wherein there is coupling, then this logical organization that searches is the be replaced logical organization of this characteristic device.
13. system according to claim 11, wherein this system further comprises:
Independent characteristic device matching unit; Be used for according to the characteristic device that obtains and the corresponding relation of at least one logical organization; In the net table; To this characteristic device signal input direction search, judge the whether unit of one of at least one logical organization that can be replaced coupling of the input signal quantity that searches for of at least one the characteristic device in any one divides into groups not with this; If wherein there is coupling, then this logical organization that searches is the be replaced logical organization of this characteristic device.
14. according to claim 11 or 13 described systems, wherein this system further comprises:
Characteristic device matching unit in the grouping; There is not coupling if be used for said grouping matching unit judgement; Then this grouping does not exist and can be replaced under the logical organization situation, according to the characteristic device that obtains and the corresponding relation of at least one logical organization, in this net is shown; To this characteristic device signal input direction search, judge the input signal quantity unit whether one of at least one logical organization that can be replaced is mated with this that searches at least one the characteristic device in this grouping; If wherein there is coupling, then this logical organization that searches is the be replaced logical organization of this characteristic device.
15. the described system of one of claim 10-14, wherein said searcher further comprises:
Be used for all characteristic devices of LEF storehouse are formed the unit of a characteristic device table; And
Be used for from the unit of the characteristic device of this areas of congestion of this net table screening the characteristic device list.
16. the described system of one of claim 10-14, wherein the searcher of this system further comprises:
Be used for obtaining the unit of all devices of this areas of congestion according to the net table; And
Be used in the LEF storehouse according to the characteristic device selection standard of definition, the unit of selected characteristic device from all devices of above-mentioned acquisition.
17. according to the described system of one of claim 10-16, be according to the corresponding relation of logical organization with the replacement structure in the wherein said alternative, this can be replaced logical organization to use the replacement structure replacement identical with the logic function that can be replaced logical organization.
18., wherein also comprise according to the described system of one of claim 10-17:
Output unit is used to export the device of the net table after can being replaced logical organization and being replaced.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201010273547.0A CN102385648B (en) | 2010-08-31 | 2010-08-31 | Method and system for reducing congestion in chip design |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201010273547.0A CN102385648B (en) | 2010-08-31 | 2010-08-31 | Method and system for reducing congestion in chip design |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN102385648A true CN102385648A (en) | 2012-03-21 |
| CN102385648B CN102385648B (en) | 2014-10-08 |
Family
ID=45825064
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201010273547.0A Expired - Fee Related CN102385648B (en) | 2010-08-31 | 2010-08-31 | Method and system for reducing congestion in chip design |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN102385648B (en) |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN106874543A (en) * | 2017-01-04 | 2017-06-20 | 上海华虹宏力半导体制造有限公司 | The LEF graphic processing methods of domain |
| CN108287980A (en) * | 2018-03-28 | 2018-07-17 | 湖南融创微电子有限公司 | Chip wiring method |
| CN112257383A (en) * | 2020-10-30 | 2021-01-22 | 上海兆芯集成电路有限公司 | Method for detecting standard cell |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20100049481A1 (en) * | 2008-08-25 | 2010-02-25 | Fujitsu Limited | Constructing a Replica-Based Clock Tree |
| CN101739479A (en) * | 2008-11-25 | 2010-06-16 | 晨星软件研发(深圳)有限公司 | Anti-choking collocation method and device |
| CN201508554U (en) * | 2008-11-04 | 2010-06-16 | 新思科技有限公司 | Apparatus capable of optimizing circuit design in logical combination stage for reducing wire laying congestion |
-
2010
- 2010-08-31 CN CN201010273547.0A patent/CN102385648B/en not_active Expired - Fee Related
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20100049481A1 (en) * | 2008-08-25 | 2010-02-25 | Fujitsu Limited | Constructing a Replica-Based Clock Tree |
| CN201508554U (en) * | 2008-11-04 | 2010-06-16 | 新思科技有限公司 | Apparatus capable of optimizing circuit design in logical combination stage for reducing wire laying congestion |
| CN101739479A (en) * | 2008-11-25 | 2010-06-16 | 晨星软件研发(深圳)有限公司 | Anti-choking collocation method and device |
Cited By (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN106874543A (en) * | 2017-01-04 | 2017-06-20 | 上海华虹宏力半导体制造有限公司 | The LEF graphic processing methods of domain |
| CN106874543B (en) * | 2017-01-04 | 2020-06-09 | 上海华虹宏力半导体制造有限公司 | LEF graph processing method of layout |
| CN108287980A (en) * | 2018-03-28 | 2018-07-17 | 湖南融创微电子有限公司 | Chip wiring method |
| CN108287980B (en) * | 2018-03-28 | 2021-09-17 | 湖南融创微电子有限公司 | Chip wiring method |
| CN112257383A (en) * | 2020-10-30 | 2021-01-22 | 上海兆芯集成电路有限公司 | Method for detecting standard cell |
| CN112257383B (en) * | 2020-10-30 | 2022-11-01 | 上海兆芯集成电路有限公司 | Method for detecting standard cell |
Also Published As
| Publication number | Publication date |
|---|---|
| CN102385648B (en) | 2014-10-08 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US10268797B2 (en) | Architectural physical synthesis | |
| US20050268258A1 (en) | Rule-based design consultant and method for integrated circuit design | |
| US7313776B2 (en) | Method and apparatus for routing an integrated circuit | |
| US20050268269A1 (en) | Methods and systems for cross-probing in integrated circuit design | |
| Betz | Architecture and CAD for speed and area optimization of FPGAs | |
| US7409658B2 (en) | Methods and systems for mixed-mode physical synthesis in electronic design automation | |
| US7996797B1 (en) | Method and apparatus for performing multiple stage physical synthesis | |
| US10678979B2 (en) | Method and apparatus for implementing a system-level design tool for design planning and architecture exploration | |
| Alpert et al. | Placement: Hot or not? | |
| CN102385648B (en) | Method and system for reducing congestion in chip design | |
| Kutzschebauch et al. | Congestion aware layout driven logic synthesis | |
| US6006023A (en) | Method of optimizing a logic circuit | |
| US7092865B1 (en) | Method and apparatus for timing modeling | |
| US7003753B2 (en) | Method of generating a physical netlist for a hierarchical integrated circuit design | |
| CN111159967A (en) | FPGA circuit layout and resource allocation method based on webpage ranking algorithm | |
| US20040163067A1 (en) | Method and apparatus for layout of high speed digital logic for datapath portions of microprocessor integrated circuits | |
| Bhardwaj | FPGA Design Flow and CAD | |
| US6757885B1 (en) | Length matrix generator for register transfer level code | |
| Tsay et al. | Preserving hdl synthesis hierarchy for cell placement | |
| Luu | A Hierarchical Description Language and Packing Algorithm for Heterogenous FPGAs | |
| Cabe et al. | A flexible, technology adaptive memory generation tool | |
| Park | Logical Reasoning Techniques for Physical Layout in Deep Nanometer Technologies | |
| Farooq et al. | Homogeneous Architectures Exploration Environments | |
| Krishnamoorthy | Design mapping algorithms for hybrid FPGAs | |
| CN116796667A (en) | Reentry optimization method in RTL logic synthesis and storage medium |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20141008 Termination date: 20150831 |
|
| EXPY | Termination of patent right or utility model |