CN102243833B - Source driver and driving method - Google Patents
Source driver and driving method Download PDFInfo
- Publication number
- CN102243833B CN102243833B CN201010172385.1A CN201010172385A CN102243833B CN 102243833 B CN102243833 B CN 102243833B CN 201010172385 A CN201010172385 A CN 201010172385A CN 102243833 B CN102243833 B CN 102243833B
- Authority
- CN
- China
- Prior art keywords
- sublevel
- signal
- voltage
- output
- output times
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Landscapes
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
- Liquid Crystal Display Device Control (AREA)
Abstract
The invention provides a driving method, which comprises the following steps: storing a plurality of display data of a row and inputting a lock signal when the plurality of display data is enough for storage; storing the plurality of display data based on the lock signal; decoding the plurality of display data to respectively generate a plurality of image signals; respectively converting the plurality of image signals into a plurality of driving voltages and transmitting the plurality of driving voltages to an output buffer for buffer memory; comparing a difference between voltage values of two adjacent image signals in order; when the difference is larger than a pre-determined value, a staging motion is carried out on two first output moments of two driving voltage corresponding to the two image signals so as to generate a plurality of second output moments; selecting a plurality of staging voltages corresponding to the plurality of second output moments one by one and transmitting the plurality of staging voltages to the output buffer for buffer memory; and outputting the plurality of staging voltages and the plurality of driving voltages according to a time order. In addition, the invention also provides a source driver.
Description
Technical field
The present invention relates to electronic technology field, particularly a kind of source electrode driver and driving method.
Background technology
At present, display device, for example display material used in e-book, for quality and the reaction velocity showing, needs to use the driving voltage higher than TFT-LCD.Yet, the driving voltage of source electrode driver output, when high voltage differential is changed, is easy to, via coupling capacitance parasitic on display panel, be coupled on display panel, the element that any and display panel are joined, the impact of the noise that is all easy to be subject to be coupled and remarkable action.At coupling noise, disturb moment, the element that also can make other and display panel join, surpasses its operating voltage, causes the problem of fiduciary level.
Summary of the invention
Given this, be necessary to provide a kind of source electrode driver that reduces the coupling noise of display device.
In addition, be also necessary to provide a kind of driving method that reduces the coupling noise of display device.
A source electrode driver, it comprises shift register, line bolt lock device, demoder, level shift unit, output buffer and comparator circuit.Shift register is for storing seriatim a plurality of demonstration data of a line, and after being filled with when a plurality of demonstration data output latch signal, this line bolt lock device is for storing a plurality of demonstration data according to latch signal, this demoder is used for a plurality of demonstration decoding datas to generate respectively a plurality of signal of video signal, this level shift unit is for a plurality of signal of video signal are converted to respectively to a plurality of driving voltages, and this output buffer is for a plurality of driving voltages of buffer memory and corresponding a plurality of the first output times thereof.Comparator circuit is for the difference between the magnitude of voltage of more adjacent two signal of video signal successively, when this difference is greater than a predetermined value, this comparator circuit to these two signal of video signal two the first output times of corresponding two driving voltages carry out sublevel action to produce a plurality of the second output times, selection and a plurality of the second output times are a plurality of sublevel voltage one to one, and a plurality of sublevel voltage and corresponding a plurality of the second output times thereof are delivered to output buffer buffer memory, this output buffer for according to a plurality of the first output times and a plurality of the second output time to export a plurality of sublevel voltage and a plurality of driving voltage according to chronological order.
A driving method, it comprises the following steps:
Store seriatim a plurality of demonstration data of a line, and after being filled with when a plurality of demonstration data output latch signal;
Based on latch signal, store a plurality of demonstration data;
By a plurality of demonstration decoding datas to generate respectively a plurality of signal of video signal;
Convert respectively a plurality of signal of video signal to a plurality of driving voltages, and a plurality of driving voltages and corresponding a plurality of the first output times thereof are delivered to output buffer buffer memory;
Difference between the magnitude of voltage of more adjacent two signal of video signal successively;
When this difference is greater than predetermined value, to these two signal of video signal two the first output times of corresponding two driving voltages carry out sublevel action to produce a plurality of the second output times, selection and a plurality of the second output times are a plurality of sublevel voltage one to one, and a plurality of sublevel voltage and corresponding a plurality of the second output times thereof are delivered to output buffer buffer memory;
According to a plurality of the first output times and a plurality of the second output time to export a plurality of sublevel voltage and a plurality of driving voltage according to chronological order.
Above-mentioned source electrode driver and driving method, when comparator circuit is judged difference between the magnitude of voltage of adjacent two signal of video signal and is greater than predetermined value, select a plurality of sublevel voltage with output, because the voltage difference between adjacent two sublevel voltages is less than the difference between above-mentioned two driving voltages, thereby can not interfere with the element joining with display panel, with respect to prior art, reduced significantly coupling noise.
Accompanying drawing explanation
Fig. 1 is the functional block diagram of the source electrode driver of a better embodiment.
Fig. 2 is the schematic diagram that in Fig. 1, source electrode driver produces a plurality of sublevel voltages.
Fig. 3 is the process flow diagram of the driving method of a better embodiment.
Main element symbol description
Source electrode driver 100
Shift register 10
Line bolt lock device 12
Demoder 14
Level shift unit 16
Output buffer 18
Comparator circuit 20
Sublevel voltage generator 22
Display panel 200
Driving method 300
Step 302～312
Display device 900
Embodiment
Refer to Fig. 1, the source electrode driver 100 of a better embodiment is for a plurality of driving voltages being provided to display panel 200, so that display panel 200 displays image information.Source electrode driver 100 and display panel 200 form display device 900.Source electrode driver 100 comprises shift register 10, line bolt lock device 12, demoder 14, level shift unit 16, output buffer 18, comparator circuit 20 and sublevel voltage generator 22.Shift register 10 is connected with line bolt lock device 12.Demoder 14 is connected with line bolt lock device 12, level shift unit 16 and comparator circuit 20.Output buffer 18 is connected with level shift unit 16, sublevel voltage generator 22 and display panel 200.Sublevel voltage generator 22 is connected with comparator circuit 20.
Shift register 10 for store a line a plurality of demonstration data d1, d2 ... dn, and when a plurality of demonstration data d1, d2 ... after dn is filled with, output latch signal.
Line bolt lock device 12 for according to latch signal, store a plurality of demonstration data d1, d2 ... dn.
Demoder 14 for successively to a plurality of demonstration data d1, d2 ... dn decodes, with generate respectively a plurality of signal of video signal S1, S2 ... Sn.
Level shift unit 16 for by a plurality of signal of video signal S1, S2 ... Sn be converted to respectively a plurality of driving voltage V1, V2 ... Vn.
Output buffer 18 for a plurality of driving voltage V1 of buffer memory, V2 ... Vn and corresponding a plurality of the first output time t1, t2 thereof ... tn.
Comparator circuit 20 is connected with demoder 14, and it is for the difference between the magnitude of voltage of more adjacent two signal of video signal successively.When this difference is greater than preset value delta S, comparator circuit 20 control sublevel voltage generators 22 with predetermined time interval Δ t to these two signal of video signal two the first output times of two driving voltages of correspondence carry out sublevel action to produce a plurality of the second output times, with predetermined voltage difference Δ V, corresponding two driving voltages of these two signal of video signal are carried out to sublevel and move to generate and a plurality of the second output times a plurality of sublevel voltage one to one, and a plurality of sublevel voltage and corresponding a plurality of the second output times thereof are delivered to output buffer 18 buffer memorys.
In other embodiments, in the plurality of sublevel voltage, the voltage difference of adjacent two sublevel voltages is unequal; Comparator circuit 20 also can predetermined time interval to these two signal of video signal two the first output times of corresponding two driving voltages carry out sublevel action to produce a plurality of the second output times, select outside input with a plurality of the second output times a plurality of sublevel voltage one to one, and a plurality of sublevel voltage and corresponding a plurality of the second output times thereof are delivered to output buffer 18 buffer memorys.
Output buffer 18 according to a plurality of the first output times and a plurality of the second output time to export a plurality of sublevel voltage and a plurality of driving voltage according to chronological order to display panel 200.In the present embodiment, the difference in the plurality of sublevel voltage between adjacent two sublevel voltages equates, and this difference is less than the difference between above-mentioned two driving voltages.Because the difference between adjacent two sublevel voltages is less than the difference between above-mentioned two driving voltages, thereby can not interfere with the element joining with display panel 200, with respect to prior art, reduce significantly coupling noise.
As shown in Figure 2, for example that current comparison is two signal of video signal S1, S2, if | S1-S2|≤Δ S, output buffer 18 is distinguished outputting drive voltage V1 and V2 constantly in the t1 moment and t2.
If | S1-S2| > Δ S, 22 pairs of t1～t2 time periods of sublevel voltage generator are carried out sublevel action with predetermined time interval Δ t, so that output buffer 18 is respectively at t1 moment outputting drive voltage V1, in t1+ Δ t moment outputting drive voltage V1+ Δ V, in t1+2 Δ t moment outputting drive voltage V1+2 Δ V, ..., in t1+k Δ t moment outputting drive voltage V1+k Δ V and in t2 moment outputting drive voltage V2.
See also Fig. 3, it is the process flow diagram of the driving method 300 of a better embodiment.This driving method 300 comprises the following steps:
Step 302: shift register 10 stores a plurality of demonstration data of a line seriatim, and after being filled with when a plurality of demonstration data output latch signal;
Step 304: line bolt lock device 12 stores a plurality of demonstration data based on latch signal;
Step 305: demoder 14 by a plurality of demonstration decoding datas to generate respectively a plurality of signal of video signal;
Step 306: level shift unit 16 converts respectively a plurality of signal of video signal to a plurality of driving voltages; And a plurality of driving voltages and corresponding a plurality of the first output times thereof are delivered to output buffer 18 buffer memorys;
Step 308: comparator circuit 20 is the difference between the magnitude of voltage of more adjacent two signal of video signal successively;
Step 309: comparator circuit 20 judges whether this difference is greater than a predetermined value;
Step 310: when this difference is greater than predetermined value, comparator circuit 20 control sublevel voltage generators 22 with predetermined time interval to these two signal of video signal two the first output times of two driving voltages of correspondence carry out sublevel action to produce a plurality of the second output times, with predetermined voltage difference, corresponding two driving voltages of these two signal of video signal are carried out to sublevel action to generate and a plurality of the second output times a plurality of sublevel voltage one to one, and a plurality of sublevel voltage and corresponding a plurality of the second output times thereof are delivered to output buffer 18 buffer memorys; If this difference is less than or equal to this predetermined value, return to step 308; In other embodiments, comparator circuit 20 be with predetermined time interval to these two signal of video signal two the first output times of two driving voltages of correspondence carry out sublevel action to produce a plurality of the second output times, select outside input with a plurality of the second output times a plurality of sublevel voltage one to one, and a plurality of sublevel voltage and corresponding a plurality of the second output times thereof are delivered to output buffer 18 buffer memorys;
Step 312: output buffer 18 according to a plurality of the first output times and a plurality of the second output time to export a plurality of sublevel voltage and a plurality of driving voltage according to chronological order.
Those skilled in the art will be appreciated that; above embodiment is only for the present invention is described; and be not used as limitation of the invention; as long as within connotation scope of the present invention, within the appropriate change that above embodiment is done and variation all drop on the scope of protection of present invention.
Claims (8)
1. a source electrode driver, it comprises shift register, line bolt lock device, demoder, level shift unit and output buffer, this shift register is for storing seriatim a plurality of demonstration data of a line, and after being filled with when a plurality of demonstration data output latch signal, this line bolt lock device is for storing a plurality of demonstration data according to latch signal, this demoder is used for a plurality of demonstration decoding datas to generate respectively a plurality of signal of video signal, this level shift unit is for being converted to respectively a plurality of driving voltages by a plurality of signal of video signal, this output buffer is for a plurality of driving voltages of buffer memory and corresponding a plurality of the first output times thereof, it is characterized in that: this source electrode driver also comprises comparator circuit, this comparator circuit is for the difference between the magnitude of voltage of more adjacent two signal of video signal successively, when this difference is greater than a predetermined value, this comparator circuit to these two signal of video signal two the first output times of corresponding two driving voltages carry out sublevel action to produce a plurality of the second output times, selection and a plurality of the second output times are a plurality of sublevel voltage one to one, and a plurality of sublevel voltage and corresponding a plurality of the second output times thereof are delivered to output buffer buffer memory, and the difference in the plurality of sublevel voltage between adjacent two sublevel voltages is less than the difference between above-mentioned two driving voltages, this output buffer for according to a plurality of the first output times and a plurality of the second output time to export a plurality of sublevel voltage and a plurality of driving voltage according to chronological order.
2. source electrode driver as claimed in claim 1, it is characterized in that: this source electrode driver also comprises sublevel voltage generator, when this difference is greater than a predetermined value, this comparator circuit control sublevel voltage generator carries out sublevel to corresponding two driving voltages of these two signal of video signal and moves to generate the plurality of sublevel voltage.
3. source electrode driver as claimed in claim 2, is characterized in that: this sublevel voltage generator be with predetermined time interval to these two signal of video signal two the first output times of two driving voltages of correspondence carry out sublevel action to produce a plurality of the second output times.
4. source electrode driver as claimed in claim 3, is characterized in that: this sublevel voltage generator carries out sublevel action to generate and a plurality of the second output times a plurality of sublevel voltage one to one with predetermined voltage difference to corresponding two driving voltages of these two signal of video signal.
5. a driving method, it comprises the following steps:
Store seriatim a plurality of demonstration data of a line, and after being filled with when a plurality of demonstration data output latch signal;
Based on latch signal, store a plurality of demonstration data;
By a plurality of demonstration decoding datas to generate respectively a plurality of signal of video signal:
Convert respectively a plurality of signal of video signal to a plurality of driving voltages, and a plurality of driving voltages and corresponding a plurality of the first output times thereof are delivered to output buffer buffer memory;
Difference between the magnitude of voltage of more adjacent two signal of video signal successively;
When this difference is greater than predetermined value, to these two signal of video signal two the first output times of corresponding two driving voltages carry out sublevel action to produce a plurality of the second output times, selection and a plurality of the second output times are a plurality of sublevel voltage one to one, and a plurality of sublevel voltage and corresponding a plurality of the second output times thereof are delivered to output buffer buffer memory, and in the plurality of sublevel voltage, the difference between adjacent two sublevel voltages is less than the difference between above-mentioned two driving voltages;
According to a plurality of the first output times and a plurality of the second output time to export a plurality of sublevel voltage and a plurality of driving voltage according to chronological order.
6. driving method as claimed in claim 5, is characterized in that: the plurality of sublevel voltage moves to generate by corresponding two driving voltages of these two signal of video signal are carried out to sublevel.
7. driving method as claimed in claim 5, is characterized in that: this produce in the step of a plurality of the second output times be with predetermined time interval to these two signal of video signal two the first output times of two driving voltages of correspondence carry out sublevel action to produce a plurality of the second output times.
8. driving method as claimed in claim 5, is characterized in that: the voltage difference in the plurality of sublevel voltage between adjacent two sublevel voltages equates.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201010172385.1A CN102243833B (en) | 2010-05-14 | 2010-05-14 | Source driver and driving method |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201010172385.1A CN102243833B (en) | 2010-05-14 | 2010-05-14 | Source driver and driving method |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN102243833A CN102243833A (en) | 2011-11-16 |
| CN102243833B true CN102243833B (en) | 2014-10-29 |
Family
ID=44961863
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201010172385.1A Active CN102243833B (en) | 2010-05-14 | 2010-05-14 | Source driver and driving method |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN102243833B (en) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN105047157B (en) * | 2015-08-19 | 2017-10-24 | 深圳市华星光电技术有限公司 | A kind of source electrode drive circuit |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101051835A (en) * | 2006-04-05 | 2007-10-10 | 奇景光电股份有限公司 | voltage position quasi displacement circuit |
Family Cites Families (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| TW550531B (en) * | 2002-02-07 | 2003-09-01 | Chi Mei Optoelectronics Corp | Pixel driving device of liquid crystal display |
| US7280092B2 (en) * | 2003-08-22 | 2007-10-09 | Avago Technologies General Ip Pte Ltd | Driver circuit and method for driving an electrical device with a controlled slew rate |
| TWI300212B (en) * | 2004-09-06 | 2008-08-21 | Himax Tech Inc | Liquid crystal display of improving display color contrast effect and related method |
| TWI278800B (en) * | 2004-10-28 | 2007-04-11 | Au Optronics Corp | Current-driven OLED panel and related pixel structure |
-
2010
- 2010-05-14 CN CN201010172385.1A patent/CN102243833B/en active Active
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101051835A (en) * | 2006-04-05 | 2007-10-10 | 奇景光电股份有限公司 | voltage position quasi displacement circuit |
Also Published As
| Publication number | Publication date |
|---|---|
| CN102243833A (en) | 2011-11-16 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN101552040B (en) | Shift register of LCD | |
| US9483131B2 (en) | Liquid crystal display and method of driving the same | |
| CN100354711C (en) | Shift register and liquid crystal display device using the same | |
| TWI480882B (en) | Shift register and driving method thereof | |
| CN103021313A (en) | Data transmission method, driver circuit for data transmission, and display driver apparatus | |
| US20090015537A1 (en) | Display device transferring data signal with clock | |
| US10770017B2 (en) | Display device | |
| CN102968976B (en) | driving circuit and display driving method | |
| CN106057143A (en) | Shifting register and operation method thereof, grid driving circuit and display device | |
| CN102903322A (en) | Shift register and driving method thereof, array substrate and display device | |
| CN104751764A (en) | Display device and method of driving the same | |
| CN106847156A (en) | Gate driving circuit and display device | |
| CN104867438A (en) | Shift register unit and driving method thereof, shift register and display device | |
| CN108022562A (en) | Gate drivers and use its display device | |
| CN106898316A (en) | In panel gate driving circuit and use its display device | |
| CN105551445A (en) | Gamma voltage generating circuit and liquid crystal display device including the same | |
| KR20130076824A (en) | Liquid crystal display device and driving method thereof | |
| CN104217676A (en) | Stage circuit and scan driver using the same | |
| CN101593561B (en) | Liquid crystal display | |
| KR20170014072A (en) | Stage circuit and scan driver using the same | |
| CN101339810B (en) | Shift register and LCD device using the same | |
| CN103971656B (en) | Display panel and gate driver | |
| CN106910450A (en) | Gate driving circuit and display device | |
| US9754546B2 (en) | Display panel driving apparatus, method of driving display panel using the same and display apparatus having the same | |
| CN101872591B (en) | Overload driving device used for driving liquid crystal display panel |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant |