CN102231132B - Method for generating simulation test example of AADL (Architecture Analysis and Design Language) software component model based on SystemC - Google Patents

Method for generating simulation test example of AADL (Architecture Analysis and Design Language) software component model based on SystemC Download PDF

Info

Publication number
CN102231132B
CN102231132B CN 201110182872 CN201110182872A CN102231132B CN 102231132 B CN102231132 B CN 102231132B CN 201110182872 CN201110182872 CN 201110182872 CN 201110182872 A CN201110182872 A CN 201110182872A CN 102231132 B CN102231132 B CN 102231132B
Authority
CN
China
Prior art keywords
port
thread
systemc
function
aadl
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN 201110182872
Other languages
Chinese (zh)
Other versions
CN102231132A (en
Inventor
马春燕
董云卫
朱晓燕
朱宇峰
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Northwestern Polytechnical University
Original Assignee
Northwestern Polytechnical University
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Northwestern Polytechnical University filed Critical Northwestern Polytechnical University
Priority to CN 201110182872 priority Critical patent/CN102231132B/en
Publication of CN102231132A publication Critical patent/CN102231132A/en
Application granted granted Critical
Publication of CN102231132B publication Critical patent/CN102231132B/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Abstract

The invention provides a method for generating a simulation test example of an AADL (Architecture Analysis and Design Language) software component model based on SystemC. The method comprises the following steps of: firstly, providing a conversion technology for converting data components, ports and connections into a SystemC simulation test example; then, according to inclusion relations of the components, providing a conversion technology for converting each component into the SystemC simulation test example step by step from a bottom layer (sub-program) of a component tree to an intermediate layer (thread and progress) of the tree; and finally, providing a conversion technology of a sub-system and a system component. By means of the method disclosed by the invention, users can realize the simulations of the AADL software component based on the SystemC; the simulations include simulations of interactions, execution times and thread schedulings between software components and the like; the users can also combine the method disclosed by the invention with the simulation of an AADL execution platform component based on the SystemC; software and hardware can be subjected to cooperative simulation; in addition, according to a simulation result, a construction is iterated and a design model is refined so that problems existing in the design model is found out as soon as possible and the quality of the design model is ensured.

Description

The soft component model emulation testing of a kind of AADL based on SystemC example generation method
Technical field
The present invention relates to the embedded system field, be specially the soft component model emulation testing of a kind of AADL based on SystemC example generation method.
Background technology
Qualitative attribute for the ANALYSIS OF SOFTWARE DEVELOPMENT METHODS task key embedded software system that adopts model-driven, with reliability, the shortening construction cycle of improving software systems, U.S. automat association has issued air standard AS5506-architecture analysis and design language AADL (Architecture Analysis and Design Language) 2.0 versions in January, 2009.AADL is as a kind of modeling language of embedded real time system, it is by between definition member and member, alternately system architecture being carried out to modeling, and supports the description of (comprising time attribute, energy consumption, reliability, security etc.) of system NOT-function attribute.AADL has simple, the powerful and extendible advantage of syntactic structure, and it has broad application prospects at task key and safety-critical built-in field.
It is the basis of embedded system development and the blueprint that runs through systems development process that AADL designs a model, and its quality has determined the quality of embedded system, and the quality that how to ensure the AADL model is current study hotspot.Formal Model Validation Technology launches in the AADL research field, for example, it by the AADL model conversion, is the formalized model that is easy to assessment and analysis, then exploitation is carried out the formal tool of assessment and analysis or is utilized ripe at present formalization assessment tool, and behavior (being the behavior semantic analysis of model) and the performance (comprising reliability, security, schedulability) of model are carried out to assessment and analysis.But the state while can't detection system moving under the objectives environment due to formalization analysis and dynamic attribute thereof change, checking and confirmation that the various performances that can't guarantee software can " truly " in the different levels modelling.So, provide an emulation testing execution environment for the AADL model in the design phase, with the constraint of check realistic model, whether satisfy the demands.
SystemC is a kind of system description language of software and hardware cooperating simulation, uses SystemC can on different abstraction hierarchies, realize emulation and the test of system.The people such as de las Heras have proposed the semanteme of AADL model to the SystemC mapping, with support software and hardware combined emulation, but do not provide the concrete grammar that the SystemC test case generates.
Summary of the invention
The technical matters solved
The present invention mainly solves the simulation example of communication between the soft member of the AADL how generated based on SystemC and soft member, the simulation example that comprises the AADL component of a system, process member, thread member, subroutine member, data members, and the simulation example of communication mechanism between system, process, thread.For this reason, the present invention proposes the soft component model emulation testing of a kind of AADL based on SystemC example generation method.
Technical scheme
The formation of each AADL model is a member tree, and tree root means the component of a system, subsystem member, process member, thread member is from top to bottom arranged successively as the middle layer of setting, and subroutine member or data members are as the leaf node of tree.Because each soft member can comprise data access, port, and the connection of communication between member, so, technical scheme given first of the present invention data members, port and connection are converted to the switch technology of SystemC emulation testing example; Then, according to the relation of inclusion of member, the switch technology that it is SystemC emulation testing example that the bottom (subroutine) of setting from member has step-by-step provided each member transform to the middle layer (thread, process) of setting; Finally provided the switch technology of subsystem and the component of a system.
Technical scheme of the present invention is:
The soft component model emulation testing of described a kind of AADL based on SystemC example generation method is characterized in that: comprise the following steps:
Step 1: the emulation testing example that the data members of AADL model is converted to the SystemC form, transformation rule is: if the type of data members is the basic data type that SystemC supports, data members is converted to the basic data type in SystemC, otherwise is converted to the custom data type;
Step 2: by the member port of AADL model be connected the emulation testing example that is converted to the SystemC form, wherein member port and connection comprise FPDP and connection, event port and connection and event data port and connection, each transformation rule is:
Translation data port and connection: the FPDP of the in of AADL model, out, inout type is converted to respectively under the SystemC form to basic port type sc_in<T >, sc_out<T, sc_inout<T port variable, wherein T is the data type of port transmission data; Submodule port in system, subsystem or process is directly linked to the port of father/submodule under it and carries out communication, the module port in system, subsystem or process is tied to signal sc_signal and is connected with the port of other modules at the same level and carry out communication; The FPDP of thread is connected and is converted to signal sc_signal categorical variable;
Change event port and connection: by the event port translation of AADL model, be the fifo queue passage sc_fifo<T in SystemC > variable of type; The conversion method that the event port connects is: will participate in being tied to respectively the channel capacity that the event port is corresponding after two member transforms of event port connection, and read () and the write () method of calling passage read or write event to passage;
Change event FPDP and connection: by the event data port translation, be the self-defined port sc_port<InterfaceType in SystemC > variable of type, InterfaceType is the interface type that port is wanted interface channel; The conversion method that the event data port connects is: after participating in two member transforms of event data port connection, respectively by the event data port variable of member after two conversions and a sc_fifo<T > variable of channel type read () and the write () method of binding and call passage read or write event data to passage;
Step 3: the C++ function that is the SystemC form by the subroutine member transform of AADL model, if subroutine is with parameter, wherein the parameter of in type is delivered to as the parameter adopted value transfer mode of function that parameter is inner to be used, and out or inout type parameter adopt and quote transfer mode and be delivered to that parameter is inner to be used as the parameter of function; The subroutine behavior annex of AADL model is converted to function body, function body is realized by the switch-case statement, the state of switch statement test subroutine behavior annex, the condition of case statement test subroutine behavior annex state conversion realizes the computation process after state is changed in case statement;
Step 4: by the thread member transform of AADL model, be the SC_THREAD (threadName) in SystemC, wherein threadName is that this function is realized following part with the C++ function of thread name name:
Emulation thread initialization: with wait (Init_execution_time, the time consumed while SC_MS) carrying out the simulation thread initialization, Init_execution_time is the variable of an int type of definition, a random value between the initialization execution time maximal and minmal value of stipulating in the attribute Initialize_Execution_Time of its value for thread;
Emulation subroutine call: if the subroutine of calling in thread, the C++ function of the SystemC form that directly call subroutine obtains after step 3 conversion;
Emulation thread behavior annex: thread behavior annex is converted to function body, function body is realized by the switch-case statement, the state of switch statement test thread behavior annex, the condition of case statement test thread behavior annex state conversion realizes the computation process after state is changed in case statement;
Communication between emulation thread port and other member ports: adopt conversion method in step 2 that being connected between thread port and thread port and other member ports changed;
Relatively execution time and the thread cycle of thread, if the execution time of thread does not arrive periodic quantity, thread consumes the regular hour until this end cycle;
Adopt wait (final_execution_time, SC_MS) realize the termination elapsed time of emulation AADL thread, final_execution_time is int type variable, and its value is a random value between the termination execution time maximal and minmal value of stipulating in AADL model Finalize_Execution_Time attribute;
Step 5: be the file that comprises a module SC_MODULE (process name) in SystemC<P_ process name .h by the process switch of AADL model >; The process of AADL model is realized being converted to the file that defines in SystemC<process name .cpp >;
File<P_ process name .h > realize following part:
Adopt conversion method in step 2 that being connected between process port and process port and other member ports changed, the communication emulation between implementation process port and process port and other member ports; The function of statement thread conversion, the function of the subroutine conversion of statement thread dispatching; In module structure function SC_CTOR (P_ process name), the thread that registration procedure comprises, and state the sensitive event of each thread;
File<process name .cpp > in comprise step 4 thread function threadName function realize, and in step 3, the function of subroutine is realized;
Step 6: the component of a system of AADL model is converted in SystemC to the file that comprises a module SC_MODULE (S_ system name)<system name .h >, file<system name .h > realize following part:
Adopt the conversion method in step 2 that system port is changed, realize the emulation of system port; The transfer function of the sub-member of statement system; In SC_MODULE (S_ system name) module structure function SC_CTOR (system name), according to step 2, realize the emulation that system port is connected with other member ports.
Beneficial effect
By the present invention, the user can realize the emulation based on the soft member of SystemC AADL, comprises between soft member mutual, execution time and and the emulation of thread scheduling etc.The user also can be combined the present invention with the AADL execution platform member simulation based on SystemC, software and hardware is carried out to collaborative simulation, design a model with refining according to the simulation result iterative construction, to find as early as possible the middle problem existed that designs a model, ensure the quality designed a model.By modelling, model emulation, iterate, finally can create for the safety-critical real time embedded system trust model of different abstraction hierarchies, with the targets such as highly reliable, high safety that guarantee entire system, for the final development of following superelevation Reliable Embedded system provides solid foundation, and step committed step.The present invention can apply to highly reliable, high security fields, for example, and aviation field, space industry, traffic and transport field, nuclear power field etc.
The accompanying drawing explanation
Fig. 1: the soft element structure figure in embodiment;
Fig. 2: Simulation drive program;
Fig. 3: the scheduling simulation based on the SystemC simulation kernel.
Embodiment
Below in conjunction with specific embodiment, the present invention is described:
The AADL model adopted in the present embodiment is:
Data members in AADL:
Figure BSA00000528956600051
The port of the subroutine in AADL, thread, process and system and each member and port link model are:
Figure BSA00000528956600052
Figure BSA00000528956600061
Figure BSA00000528956600071
Figure BSA00000528956600081
Figure BSA00000528956600091
Above-mentioned AADL model is a navigation control system (Cruisecontrol), and it comprises two subsystem S_Hci and S_Cruisecontrollaws, and Fig. 1 is its soft element structure figure.Two processes are arranged in subsystem S_Hci, and a process P_Hci_Process has 4 threads, and another process sever_process comprises 1 thread; Subsystem S_Cruisecontrollaws has a process P_Cruisecontrol_Process, and this process comprises 2 threads.In the present embodiment, subsystem S_Hci is changed, specifically provided again the transfer process of process Hci_Process in subsystem S_Hci, specifically provided the transfer process of Button_Panel thread and subp1_1 subroutine in process Hci_Process.
At first the data members of AADL model is converted to the emulation testing example of SystemC form.In above-mentioned AADL model, data members Personnel_record has comprised two sub-member name and home_address and a sub-program component update_address, so the Personnel_record class that the C Plus Plus be converted at data members Personnel_record is described has comprised name and two attributes of home_address and a disclosed update_address function.
Further the process Hci_Process of AADL model is converted in SystemC to the file<P_Hci_Process.h that comprises a module SC_MODULE (Hci_Process) >, the realization of process Hci_Process is converted to the file<Hci_Process.cpp defined in SystemC >.
Its File<P_Hci_Process.h > comprise following content:
1, being connected between process port and process port and other member ports changed.In the AADL model, the process port comprises Breakpedalpressed, Clutchpedalpressed, Autospd_Mph, Cruiseactive and Refspd_Mph, and these port types comprise FPDP, event data port.The conversion method that FPDP and FPDP connect is: the FPDP of the in of AADL model, out, inout type is converted to respectively to basic port type sc_in<T under the SystemC form >, sc_out<T, sc_inout<T port variable, wherein T is the data type of port transmission data; Submodule port in system, subsystem or process is directly linked to the port of father/submodule under it and carries out communication, the module port in system, subsystem or process is tied to signal sc_signal and is connected with the port of other modules at the same level and carry out communication; The FPDP of thread is connected and is converted to signal sc_signal categorical variable.The conversion method of event data port is: by the event data port translation, be the self-defined port sc_port<InterfaceType in SystemC > variable of type, InterfaceType is the interface type that port is wanted interface channel; The conversion method that the event data port connects is: after participating in two member transforms of event data port connection, respectively by the event data port variable of member after two conversions and a sc_fifo<T > variable of channel type read () and the write () method of binding and call passage read or write event data to passage.
2, being connected between in-process thread port and thread port and other member ports changed.Comprise Onnotoff, Incspeed, Decspd, Cruiseactive, Refspd_Mph, Activate1, Activate2, Cancel at AADL model thread port, these port types comprise FPDP, event port.Above the conversion method that FPDP and FPDP connect, provide, the conversion method of event port is: by the event port translation of AADL model, be the fifo queue passage sc_fifo<T in SystemC > variable of type; The conversion method that the event port connects is: will participate in being tied to respectively the channel capacity that the event port is corresponding after two member transforms of event port connection, and read () and the write () method of calling passage read or write event to passage.
3, the communication connection between in-process each sub-member is changed.Conversion method, according to the communication port of each sub-member, is selected the conversion method of the connection of employing above-mentioned FPDP, event data port and event port.
Above-mentioned 1,2,3 contents have realized the communication emulation between process port and process port and other member ports.
File<P_Hci_Process.h > in also comprised function subp1_1 (), subp1_2 (), llamado (short in_parameter, short p1) and the call_server () of the subroutine conversion that function Button_Panel (), Drivermodelogic (), void Refspd (), void Instrumentpanel () the harmony open-wire line journey of the conversion of statement thread are called; In module structure function SC_CTOR (P_Hci_Process), thread Button_Panel, Drivermodelogic, Refspd and Instrumentpanel that registration procedure Hci_Process comprises, and state corresponding sensitive event clk, Breakpedalpressed and Clutchpedalpressed and Autospd_Mph.
File<Hci_Process.cpp > function that comprises thread function threadName is realized and the function of subroutine is realized, take thread Button_Panel and subroutine subp1_1 here is example.
The conversion method of thread Button_Panel is: the thread Button_Panel of AADL model is converted to the SC_THREAD (Button_Panel) in SystemC, the C++ emulation function that wherein Button_Panel () is thread, this emulation function comprises:
1, emulation thread initialization: with wait (Init_execution_time, the time consumed while SC_MS) carrying out the simulation thread initialization, Init_execution_time is the variable of an int type of definition, a random value between the initialization execution time maximal and minmal value of stipulating in the attribute Initialize_Execution_Time of its value for thread;
2, emulation subroutine call: if the subroutine of calling in thread, the C++ function of the SystemC form that directly call subroutine obtains after step 3 conversion; There is no subroutine call in this thread;
3, emulation thread behavior annex: thread behavior annex is converted to function body, function body is realized by the switch-case statement, the state of switch statement test thread behavior annex, the condition of case statement test thread behavior annex state conversion realizes the computation process after state is changed in case statement; There is no thread behavior annex in this thread;
4, the communication between emulation thread port and other member ports: adopt aforesaid conversion method that being connected between thread port and thread port and other member ports changed;
Execution time and the thread cycle of 5, comparing thread, if the execution time of thread does not arrive periodic quantity, thread consumes the regular hour until this end cycle, the method adopted is by start and finish to add respectively a timestamp in thread execution, obtain current simulation time by sc_time_stamp (), respectively in access time variable start_time and final_time, two mistimings and period p eriod are relatively, if be less than the cycle, perform statement wait (final_time-start_time);
6, adopt wait (final_execution_time, SC_MS) realize the termination elapsed time of emulation AADL thread, final_execution_time is int type variable, and its value is a random value between the termination execution time maximal and minmal value of stipulating in AADL model Finalize_Execution_Time attribute;
The conversion method of subroutine subp1_1 is: just the subroutine subp1_1 of AADL model is converted to the C++ function subp1_1 (bool debug) of SystemC form, if subroutine is with parameter, wherein the parameter of in type is delivered to as the parameter adopted value transfer mode of function that parameter is inner to be used, and out or inout type parameter adopt and quote transfer mode and be delivered to that parameter is inner to be used as the parameter of function; The subroutine behavior annex of AADL model is converted to function body, function body is realized by the switch-case statement, the state of switch statement test subroutine behavior annex, the condition of case statement test subroutine behavior annex state conversion realizes the computation process after state is changed in case statement.
Finally subsystem S_Hci in the AADL model is converted in SystemC to the file<S_Hci.h that comprises a module SC_MODULE (S_Hci) >, its File<S_Hci.h > comprise: by the subsystem port translation, realize the emulation of subsystem port according to preceding method; The transfer function of statement subsystem neutron member Hci_Process, server_process; At SC_MODULE (S_Hci) module structure function SC_CTOR (S_Hci), according to preceding method, the subsystem port is connected and is changed with other member ports, realize the emulation that system port is connected with other member ports.
The above-mentioned soft component model emulation testing of the AADL example generated based on SystemC, by writing, emulation starts and excitation produces file Curise_main.cpp, as shown in Figure 2, the SystemC simulation kernel is supported the scheduled for executing of simulation process, directly control the scheduling strategy of concurrent process, Fig. 3 is based on the part sectional drawing of SystemC simulation kernel to AADL thread scheduling simulation result, has shown zero-time, termination time and thread and the data of other thread and the communication process of event of thread Button_Panel scheduled for executing.

Claims (1)

1. the soft component model emulation testing of the AADL based on a SystemC example generation method is characterized in that: comprise the following steps:
Step 1: the emulation testing example that the data members of AADL model is converted to the SystemC form, transformation rule is: if the type of data members is the basic data type that SystemC supports, data members is converted to the basic data type in SystemC, otherwise is converted to the custom data type;
Step 2: by the member port of AADL model be connected the emulation testing example that is converted to the SystemC form, wherein member port and connection comprise FPDP and connection, event port and connection, event data port and connection, each transformation rule is:
Translation data port and connection: the FPDP of the in of AADL model, out, inout type is converted to respectively under the SystemC form to basic port type sc_in<T >, sc_out<T, sc_inout<T port variable, wherein T is the data type of port transmission data; Submodule port in system, subsystem or process is directly linked to the port of father/submodule under it and carries out communication, the module port in system, subsystem or process is tied to signal sc_signal and is connected with the port of other modules at the same level and carry out communication; The FPDP of thread is connected and is converted to signal sc_signal categorical variable;
Change event port and connection: by the event port translation of AADL model, be the fifo queue passage sc_fifo<T in SystemC > variable of type; The conversion method that the event port connects is: will participate in being tied to respectively the channel capacity that the event port is corresponding after two member transforms of event port connection, and read () and the write () method of calling passage read or write event to passage;
Change event FPDP and connection: by the event data port translation, be the self-defined port sc_port<InterfaceType in SystemC > variable of type, InterfaceType is the interface type that port is wanted interface channel; The conversion method that the event data port connects is: after participating in two member transforms of event data port connection, respectively by the event data port variable of member after two conversions and a sc_fifo<T > variable of channel type read () and the write () method of binding and call passage read or write event data to passage;
Step 3: the C++ function that is the SystemC form by the subroutine member transform of AADL model, if subroutine is with parameter, wherein the parameter of in type is delivered to as the parameter adopted value transfer mode of function that parameter is inner to be used, and out or inout type parameter adopt and quote transfer mode and be delivered to that parameter is inner to be used as the parameter of function; The subroutine behavior annex of AADL model is converted to function body, function body is realized by the switch-case statement, the state of switch statement test subroutine behavior annex, the condition of case statement test subroutine behavior annex state conversion realizes the computation process after state is changed in case statement;
Step 4: by the thread member transform of AADL model, be the SC_THREAD (threadName) in SystemC, wherein threadName is that this function is realized following part with the C++ function of thread name name:
Emulation thread initialization: with wait (Init_execution_time, the time consumed while SC_MS) carrying out the simulation thread initialization, Init_execution_time is the variable of an int type of definition, a random value between the initialization execution time maximal and minmal value of stipulating in the attribute Initialize_Execution_Time of its value for thread;
Emulation subroutine call: if the subroutine of calling in thread, the C++ function of the SystemC form that directly call subroutine obtains after step 3 conversion;
Emulation thread behavior annex: thread behavior annex is converted to function body, function body is realized by the switch-case statement, the state of switch statement test thread behavior annex, the condition of case statement test thread behavior annex state conversion realizes the computation process after state is changed in case statement;
Communication between emulation thread port and other member ports: adopt conversion method in step 2 that being connected between thread port and thread port and other member ports changed;
Relatively execution time and the thread cycle of thread, if the execution time of thread does not arrive periodic quantity, thread consumes the regular hour until this end cycle;
Adopt wait (final_execution_time, SC_MS) realize the termination elapsed time of emulation AADL thread, final_execution_time is int type variable, and its value is a random value between the termination execution time maximal and minmal value of stipulating in AADL model Finalize_Execution_Time attribute;
Step 5: be the file that comprises a module SC_MODULE (process name) in SystemC<P_ process name .h by the process switch of AADL model >; The process of AADL model is realized being converted to the file that defines in SystemC<process name .cpp >;
File<P_ process name .h > realize following part:
Adopt conversion method in step 2 that being connected between process port and process port and other member ports changed, the communication emulation between implementation process port and process port and other member ports; The function of statement thread conversion, the function of the subroutine conversion of statement thread dispatching; In module structure function SC_CTOR (P_ process name), the thread that registration procedure comprises, and state the sensitive event of each thread;
File<process name .cpp > in comprise step 4 thread function threadName function realize, and in step 3, the function of subroutine is realized;
Step 6: the component of a system of AADL model is converted in SystemC to the file that comprises a module SC_MODULE (S_ system name)<system name .h >, file<system name .h > realize following part:
Adopt the conversion method in step 2 that system port is changed, realize the emulation of system port; The transfer function of the sub-member of statement system; In SC_MODULE (S_ system name) module structure function SC_CTOR (system name), according to step 2, realize the emulation that system port is connected with other member ports.
CN 201110182872 2011-06-30 2011-06-30 Method for generating simulation test example of AADL (Architecture Analysis and Design Language) software component model based on SystemC Expired - Fee Related CN102231132B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN 201110182872 CN102231132B (en) 2011-06-30 2011-06-30 Method for generating simulation test example of AADL (Architecture Analysis and Design Language) software component model based on SystemC

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN 201110182872 CN102231132B (en) 2011-06-30 2011-06-30 Method for generating simulation test example of AADL (Architecture Analysis and Design Language) software component model based on SystemC

Publications (2)

Publication Number Publication Date
CN102231132A CN102231132A (en) 2011-11-02
CN102231132B true CN102231132B (en) 2013-12-25

Family

ID=44843696

Family Applications (1)

Application Number Title Priority Date Filing Date
CN 201110182872 Expired - Fee Related CN102231132B (en) 2011-06-30 2011-06-30 Method for generating simulation test example of AADL (Architecture Analysis and Design Language) software component model based on SystemC

Country Status (1)

Country Link
CN (1) CN102231132B (en)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102566443A (en) * 2011-12-29 2012-07-11 中国航空工业集团公司第六三一研究所 Simulation verification system and method for integrated avionics system model based on artifact design description language (ADDL)
CN102750301B (en) * 2011-12-29 2014-11-26 中国航空工业集团公司第六三一研究所 Blueprint generating method for integrated avionic system model aiming at architecture analysis and design language (AADL) description
CN103488649B (en) * 2012-06-14 2016-12-21 北京神州普惠科技股份有限公司 A kind of method that architectural model is converted to emulation component
CN103049602B (en) * 2012-12-13 2016-05-18 南京大学 Based on model-driven engineering, AADL assembly is transformed into Interface Automata model method
CN106445524B (en) * 2016-09-26 2019-12-17 杭州杉石科技有限公司 SystemC code generation method based on model

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102073585A (en) * 2010-11-25 2011-05-25 西北工业大学 Method for testing delay attribute of embedded system stream based on model

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102073585A (en) * 2010-11-25 2011-05-25 西北工业大学 Method for testing delay attribute of embedded system stream based on model

Non-Patent Citations (6)

* Cited by examiner, † Cited by third party
Title
AADL模型的测试方法研究;王庚等;《计算机科学》;20091130;第36卷(第11期);127-130 *
AADL测试模型的构造研究;马春燕等;《西北工业大学学报》;20101231;第28卷(第6期);968-973 *
一种面向AADL架构的模型测试方法;冯冰等;《计算机测量与控制》;20100430;第18卷(第4期);778-781 *
冯冰等.一种面向AADL架构的模型测试方法.《计算机测量与控制》.2010,第18卷(第4期),778-781.
王庚等.AADL模型的测试方法研究.《计算机科学》.2009,第36卷(第11期),127-130.
马春燕等.AADL测试模型的构造研究.《西北工业大学学报》.2010,第28卷(第6期),968-973.

Also Published As

Publication number Publication date
CN102231132A (en) 2011-11-02

Similar Documents

Publication Publication Date Title
CN103019903A (en) Embedded equipment energy consumption simulating evaluation system
CN102231132B (en) Method for generating simulation test example of AADL (Architecture Analysis and Design Language) software component model based on SystemC
CN110502861B (en) Full-digital simulation system based on satellite information flow
CN103942092B (en) A kind of HLA synergy emulation methods for supporting LabView graphic programmings
CN109376469A (en) A kind of modeling method of the avionics system component meta-model based on AADL
Pêcheux et al. SystemC AMS based frameworks for virtual prototyping of heterogeneous systems
Mbarek et al. A methodology for power-aware transaction-level models of systems-on-chip using UPF standard concepts
CN102722601A (en) Implementation method of formal semantic integration framework for model transformation of numerical control system
Varona-Gomez et al. AADL simulation and performance analysis in SystemC
Lee et al. A hardware-software co-simulation environment
CN105740579A (en) Construction method for connection of UVM verification platform
Bunker et al. Formal hardware specification languages for protocol compliance verification
CN102184136A (en) Method for checking operation state and demand consistency of AADL (Architecture Analysis and Design Language) model
CN107193559A (en) A kind of complication system virtual Prototype method based on meta-model
Paolucci et al. EURETILE 2010-2012 summary: first three years of activity of the European Reference Tiled Experiment
Herber A Framework for Automated HW/SW Co-Verification of SystemC Designs using Timed Automata
Beserra et al. System-level modeling of a mixed-signal System on Chip for Wireless Sensor Networks
Zhang et al. Integrating web services technology to HLA-based multidisciplinary collaborative simulation system for complex product development
Fard et al. Model And Simulation Scalability Traits For Interaction (Nexus) Modeling Of Water And Energy Systems
Porter et al. Towards a time-triggered schedule calculation tool to support model-based embedded software design
CN107526585B (en) Scala-based FPGA development platform and debugging and testing method thereof
Morelli et al. A system-level framework for the evaluation of the performance cost of scheduling and communication delays in control systems
Xiao et al. Modeling and simulation framework for cyber physical systems
Wu et al. Rapid prototyping for digital signal processing systems using parameterized synchronous dataflow graphs
Kreku et al. Layered UML workload and SystemC platform models for performance simulation

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20131225

Termination date: 20150630

EXPY Termination of patent right or utility model