CN102148161B - Method for preparing P-type Si3N4 nano wire field effect transistor - Google Patents
Method for preparing P-type Si3N4 nano wire field effect transistor Download PDFInfo
- Publication number
- CN102148161B CN102148161B CN2011100208434A CN201110020843A CN102148161B CN 102148161 B CN102148161 B CN 102148161B CN 2011100208434 A CN2011100208434 A CN 2011100208434A CN 201110020843 A CN201110020843 A CN 201110020843A CN 102148161 B CN102148161 B CN 102148161B
- Authority
- CN
- China
- Prior art keywords
- nano wire
- si3n4
- doped
- type
- substrate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Landscapes
- Insulated Gate Type Field-Effect Transistor (AREA)
- Thin Film Transistor (AREA)
Abstract
The invention relates to a new method for preparing a P-type field effect tube based on a Si3N4 nano wire, comprising the following steps: (1) uniformly mixing organic precursor polysilazane and a certain amount of aluminium nitrate, carrying out low-temperature crosslinking curing at the temperature of 260 DEG C under the protective atmosphere of N2 or Ar to obtain an amorphous solid, and then carrying out ball milling and smashing; (2) placing the obtained smashed powder at the bottom of a Al2O3 crucible and placing a C substrate above the smashed powder; (3) placing the Al2O3 crucible in a sintering furnace, carrying out high-temperature thermal decomposition at the temperature of 1200-1550 DEG C under the protective atmosphere of N2, and insulating for 5-120 minutes; (4) cooling to room temperature along with the furnace, thus an in-situ Al doped Si3N4 nano wire is obtained on the C substrate; and (5) dispersing the obtained in-situ Al doped Si3N4 nano wire in ethanol solution, coating the suspension on a silicon wafer with an oxidation layer in a spinning way, respectively preparing a source electrode and a drain electrode at the two ends of the Si3N4 nano wire by adopting a photoetching-evaporating-stripping process, and taking a silicon substrate as a back grid. The resistance of pure Si3N4 is extremely high, and the pure Si3N4 is generally used as an insulating dielectric material; and in the method provided by the invention, Al is doped in situ, the resistance of the Si3N4 nano wire is greatly reduced, the power transmission performance of the Si3N4 nano wire is improved, and the P-type Si3N4 nano wire field effect tube can be prepared.
Description
Technical field
The present invention relates to a kind of preparation P type Si
3N
4The method of nanometer wire field effect tube belongs to technical field of material.
Technical background
Therefore scientist professor Lieber of Harvard University thinks: " the one dimension system is to can be used for electronics effect spread and light activated smallest dimension structure are arranged, and possibly become to realize the integrated key with function of nano-device ".So become the research focus and the focus of whole world science and technology based on the research and development of the device of one-dimensional nano structure.Field-effect transistor is because its importance in microelectronics industry becomes one of main devices of research one-dimensional nano structure electronic transport performance again, because its nanostructure has given its field-effect transistor more excellent performance.
Low dimension Si
3N
4That material has is in light weight, intensity is high, thermal shock and the good characteristics of oxidation resistance, thereby has very widely at a lot of industrial circles and to use, simultaneously it also be a kind of wide bandgap semiconductor materials (~5.3eV), so one dimension Si
3N
4The research of nano material receives common concern.As everyone knows, the various elements that in semiconductor, selectively mix are a kind of effective methods for its electricity of regulation and control, optics and magnetic property, and this is a crucial effects to semi-conductive practical application.Tested the electric property of boron-doped nanometer silicon line such as people such as Lee, find the boron-doping of silicon line after electrical conductance be greatly improved.People such as Munakata pass through Si
3N
4Monocrystal carries out Al and mixes, and discovery can be with it from 5.3eV and be reduced to 2.4eV.
According to bibliographical information, there is not the Si that mixes
3N
4Resistance very big, generally can only be used as the dielectric material, and the present invention greatly reduces Si through in-situ doped Al
3N
4The resistance value of nano wire has improved its transmission performance, and has realized P type Si
3N
4The preparation of nanometer wire field effect tube.
Summary of the invention
Technical problem to be solved by this invention provides a kind of preparation based on Si
3N
4The new method of the P type FET of nano wire.
The present invention solves the problems of the technologies described above the technical scheme that is adopted: this P type Si
3N
4The preparation method of nanometer wire field effect tube comprises following concrete steps:
(1) the mixture heat cross-linking of polysilazane and aluminum nitrate solidifies and pulverizes;
(2) powder that pulverizing is obtained places Al
2O
3The bottom of crucible is placed C (carbon) substrate above it;
(3) with Al
2O
3Crucible places atmosphere sintering furnace, at N
2In 1200~1550 ℃ of scopes, carry out high temperature pyrolysis under the atmosphere protection, insulation 5~120min;
(4) cool to room temperature with the furnace, can on the C substrate, obtain the Si of in-situ doped Al thus
3N
4Nano wire;
The Si of the in-situ doped Al that (5) will obtain
3N
4Nano wire is dispersed in the ethanolic solution, this suspension is spin-coated on the silicon chip of oxide layer, adopts photoetching-vapor deposition-stripping technology at Si
3N
4The nano wire two ends make source electrode and drain electrode respectively, and silicon substrate is made back grid.
In the said step (1), the mixture heat cross-linking of polysilazane and aluminum nitrate carries out in atmosphere sintering furnace, and technology is 260 ℃ of pyrolysis insulation 30~120min, and protective gas is Ar or N
2, ball mill grinding then.
In the said step (1), aluminum nitrate content is 0.01%~10% of polysilazane mass fraction.
In the said step (3), the atmosphere sintering furnace that is adopted is the graphite resistance atmosphere sintering furnace.
In the said step (5), the silicon chip that is adopted is N type or P type silicon chip, and oxidated layer thickness is 100nm~800nm, and the source, very Ti/Au or Ni/Au or Au or Pt leak electricity.
Compared with prior art, the invention has the advantages that:
The Si that does not have doping
3N
4Resistance very big, generally as the dielectric material, the present invention greatly reduces Si through in-situ doped Al
3N
4The resistance value of nano wire has improved its transmission performance, and has realized P type Si
3N
4The preparation of nanometer wire field effect tube.
Description of drawings
Fig. 1 is the prepared Si of the present invention
3N
4The structural representation of FET;
Fig. 2 is the embodiment of the invention one a prepared single crystalline Si
3N
4The ESEM of nano wire (SEM) figure;
Fig. 3 is the embodiment of the invention one a prepared single crystalline Si
3N
4The Raman scatter diagram of nano wire;
Fig. 4 is the embodiment of the invention one a prepared single crystalline Si
3N
4The power spectrum of nano wire (EDS) figure;
Fig. 5 is the embodiment of the invention one a prepared single crystalline Si
3N
4The high-resolution-ration transmission electric-lens of nano wire (HTEM) figure;
Fig. 6 is that the embodiment of the invention one is prepared based on single Si
3N
4The ESEM of the FET of nano wire (SEM) figure;
Fig. 7 is that the embodiment of the invention one prepared FET is at different gate voltage (V
G) following source-drain current and source-drain voltage (I
DS-V
DS) curve chart;
Fig. 8 is source-drain current and gate voltage (I under the situation of 30V at source-drain voltage for the embodiment of the invention one prepared FET
DS-V
G) curve chart.
Embodiment
Below in conjunction with accompanying drawing embodiment the present invention is made further detailed description.
Embodiment one
After initial feed is chosen polysilazane and is mixed with the aluminum nitrate that accounts for its 0.5% mass fraction, at N
2Carrying out heat cross-linking in 260 ℃ of insulation 30min under the atmosphere protection solidifies.The solid that curing is obtained is packed in the nylon resin ball grinder, the ball mill grinding powdered.Cut 20 * 6 * 4mm (long * wide * thick) C substrate, tilt to place alumina crucible, and be placed in the graphite resistance atmosphere sintering furnace.Atmosphere furnace is evacuated to 10~20Pa earlier, charges into high-purity N again
2Gas (99.99%), until pressure be an atmospheric pressure (~0.11Mpa), constant pressure after this.Speed with 30 ℃/min is rapidly heated to 1350 ℃ from room temperature then.Be incubated 10min down at 1350 ℃, cool off with stove then.The Si that on the C substrate, grows
3N
4The SEM of low-dimensional nano structure, Raman, EDS and high-resolution-ration transmission electric-lens show that prepared nanostructure is to mix the Si of A1 shown in Fig. 2~5
3N
4Monocrystalline.Si with the in-situ doped Al that obtains
3N
4Nano wire is dispersed in the ethanolic solution, this suspension is spin-coated on the N type silicon chip of 300nm oxide layer, adopts photoetching-vapor deposition-stripping technology at Si
3N
4The nano wire two ends make Ni/Au (10/200nm) source electrode and drain electrode respectively, and make back grid with silicon substrate, and are prepared based on single Si
3N
4Figure is as shown in Figure 6 for the ESEM of the FET of nano wire (SEM).Prepared FET is at different gate voltage (V
G) following source-drain current and source-drain voltage (I
DS-V
DS) curve is as shown in Figure 7; The FET that makes is source-drain current and gate voltage (I under the situation of 30V at source-drain voltage
DS-V
G) curve is as shown in Figure 8, Fig. 7 and Fig. 8 show that all the source-drain current of prepared FET reduces along with the increase of gate voltage, are P type FET.
Claims (3)
1. one kind prepares based on Si
3N
4The method of the P type FET of nano wire, it comprises following concrete steps:
(1) organic precursor polysilazane and a certain amount of aluminum nitrate mix the back at protective atmosphere N
2Or under the Ar gas atmosphere, carry out crosslinked at low temperature in 260 ℃ and solidify, obtain non-crystalline solids;
(2) non-crystalline solids are carried out ball mill grinding in ball mill;
(3) powder that pulverizing is obtained places Al
2O
3The bottom of crucible is placed the C substrate above it;
(4) with Al
2O
3Crucible places atmosphere sintering furnace, at N
2In 1200~1550 ℃ of scopes, carry out high temperature pyrolysis under the atmosphere protection, insulation 5~120min;
(5) cool to room temperature with the furnace, can on the C substrate, obtain the α phase Si of doped with Al thus
3N
4Nano wire;
The Si of the in-situ doped Al that (6) will obtain
3N
4Nano wire is dispersed in the ethanolic solution, this suspension is spin-coated on the silicon chip of oxide layer, adopts photoetching-vapor deposition-stripping technology at Si
3N
4The nano wire two ends make source electrode and drain electrode respectively, and make back grid with silicon substrate.
2. preparation Si according to claim 1
3N
4The method of the P type FET of nano wire is characterized in that:
The aluminum nitrate content that uses in the said step (1) is 0.01%~10% of polysilazane mass fraction.
3. preparation Si according to claim 1
3N
4The method of the P type FET of nano wire is characterized in that:
The silicon chip that is adopted in the said step (6) is N type or P type silicon chip, and oxidated layer thickness is 100nm~800nm, source electrode and leak electricity very Ti/Au or Ni/Au or Au or Pt.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN2011100208434A CN102148161B (en) | 2011-01-19 | 2011-01-19 | Method for preparing P-type Si3N4 nano wire field effect transistor |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN2011100208434A CN102148161B (en) | 2011-01-19 | 2011-01-19 | Method for preparing P-type Si3N4 nano wire field effect transistor |
Publications (2)
Publication Number | Publication Date |
---|---|
CN102148161A CN102148161A (en) | 2011-08-10 |
CN102148161B true CN102148161B (en) | 2012-11-14 |
Family
ID=44422336
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN2011100208434A Expired - Fee Related CN102148161B (en) | 2011-01-19 | 2011-01-19 | Method for preparing P-type Si3N4 nano wire field effect transistor |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN102148161B (en) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN104926348B (en) * | 2015-06-10 | 2017-04-05 | 西北工业大学 | It is a kind of to grow Si in 2D carbon felts internal in-situ3N4The method of nano wire |
KR101765412B1 (en) * | 2016-02-23 | 2017-08-04 | 연세대학교 산학협력단 | Hydrogen sensor and method for manufacturing the same |
-
2011
- 2011-01-19 CN CN2011100208434A patent/CN102148161B/en not_active Expired - Fee Related
Non-Patent Citations (3)
Title |
---|
Tseung-Yuen等.Gas Sensors Based on One-Dimensional Nanostructures.《Handbook of Nanoceramics and Their Based Nanodevices》.2008,1-23. * |
Weiyou Yang等.Controlled Al-Doped Single-Crystalline Silicon Nitride Nanowires Synthesized via Pyrolysis of Polymer Precursors.《J. Phys. Chem. B 》.2007,第111卷(第16期), * |
郭钢锋等.有机前驱体热解法合成单晶氮化硅纳米线.《稀有金属材料与工程》.2009,第38卷967-969. * |
Also Published As
Publication number | Publication date |
---|---|
CN102148161A (en) | 2011-08-10 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
Luo et al. | High thermoelectric performance in polycrystalline SnSe via dual‐doping with Ag/Na and nanostructuring with Ag8SnSe6 | |
CN101931009B (en) | Thin film transistor and method of producing thin film transistor | |
We et al. | Improvement of thermoelectric properties of screen-printed Bi2Te3 thick film by optimization of the annealing process | |
Ge et al. | Bottom-up processing and low temperature transport properties of polycrystalline SnSe | |
CN101930805B (en) | IGZO-based oxide material and method of producing IGZO-based oxide material | |
Zhao et al. | Passivation mechanism of thermal atomic layer-deposited Al 2 O 3 films on silicon at different annealing temperatures | |
CN102443848A (en) | Method for improving thermoelectric properties of bismuth sulfide polycrystal | |
CN103311068A (en) | Sic flexible field emission cathode material | |
CN113789575B (en) | Method for growing large-scale IV-VI group compound single crystal thin film material by PVD (physical vapor deposition) technology | |
CN102041554B (en) | Method for producing N-doped SiC nanowires with field emission properties | |
CN102148161B (en) | Method for preparing P-type Si3N4 nano wire field effect transistor | |
CN100580156C (en) | Controllable doping method for Si3N4 single-crystal low-dimension nano material | |
CN101311378B (en) | Controllable doping of SiC single crystal low-dimensional nano material | |
CN102148160B (en) | Method for preparing P-type SiC nanowire filed-effect tube | |
Sun et al. | Enhanced Seebeck effect of a MAPbBr3 single crystal by an organic and a metal modified layer | |
Xu et al. | Electroluminescent polycrystalline Er-doped Lu3Al5O12 nanofilms fabricated by atomic layer deposition on silicon | |
CN103352253B (en) | A kind of regulate and control n-type SiC monocrystal low-dimension nano material doping content method | |
He et al. | Aqueous solution-deposited aluminum-gallium-oxide alloy gate dielectrics for low voltage fully oxide thin film transistors | |
CN105449093A (en) | Selenium-tin compound semiconductor core/glass cladding composite material thermoelectric fiber with high thermoelectric merit figure and preparation method thereof | |
CN101649491A (en) | Method for directionally growing SiC monocrystal nanowire array | |
US20210074900A1 (en) | ZrNiSn-BASED HALF-HEUSLER THERMOELECTRIC MATERIAL AND PROCESS FOR MANUFACTURING SAME AND FOR REGULATING ANTISITE DEFECTS THEREIN | |
CN106006539B (en) | A kind of B doping big coefficient of strain high sensibility pressure transducer of SiC nanowire | |
CN103811653A (en) | Multi-cobalt p type skutterudite filled thermoelectric material and preparation method thereof | |
CN107673395A (en) | A kind of thermoelectric material for vulcanizing indium doping cuprous sulfide and preparation method thereof | |
CN105088346B (en) | A kind of P doping SiC nanowire with superelevation draw ratio and preparation method thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
C17 | Cessation of patent right | ||
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20121114 Termination date: 20140119 |