CN102088009A - 基岛露出芯片正装锁定孔散热块封装结构 - Google Patents

基岛露出芯片正装锁定孔散热块封装结构 Download PDF

Info

Publication number
CN102088009A
CN102088009A CN 201010558754 CN201010558754A CN102088009A CN 102088009 A CN102088009 A CN 102088009A CN 201010558754 CN201010558754 CN 201010558754 CN 201010558754 A CN201010558754 A CN 201010558754A CN 102088009 A CN102088009 A CN 102088009A
Authority
CN
China
Prior art keywords
chip
heat dissipation
packaging structure
metal
dissipation block
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN 201010558754
Other languages
English (en)
Inventor
王新潮
梁志忠
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
JCET Group Co Ltd
Original Assignee
Jiangsu Changjiang Electronics Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Jiangsu Changjiang Electronics Technology Co Ltd filed Critical Jiangsu Changjiang Electronics Technology Co Ltd
Priority to CN 201010558754 priority Critical patent/CN102088009A/zh
Publication of CN102088009A publication Critical patent/CN102088009A/zh
Pending legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32245Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/4912Layout
    • H01L2224/49171Fan-out arrangements
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73201Location after the connecting process on the same surface
    • H01L2224/73215Layer and wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73265Layer and wire connectors

Abstract

本发明涉及一种基岛露出芯片正装锁定孔散热块封装结构,包含有芯片(3)、芯片下方的所承载的金属基岛(1)、金属内脚(4)、芯片到金属内脚的信号互连的金属丝(5)、芯片与金属基岛之间的导电或不导电的导热粘结物质Ⅰ(2)和塑封体(8),所述金属基岛(1)露出塑封料(8),其特征在于在所述芯片(3)上方设置有散热块(7),该散热块(7)带有锁定孔(7.1),该散热块(7)与所述芯片(3)之间嵌置有导电或不导电的导热粘结物质Ⅱ(6)。本发明通过在芯片上方增置散热块,来担任高热量的散热的功能,能够提供散热的能力强,使芯片的热量能快速的传导到封装体外界。避免了芯片的寿命快速老化甚至烧伤或烧坏。

Description

基岛露出芯片正装锁定孔散热块封装结构
技术领域
本发明涉及一种基岛露出芯片正装锁定孔散热块封装结构。属于半导体封装技术领域。
背景技术
传统的芯片封装形式的散热方式,主要是采用了芯片下方的金属基岛作为散热传导工具或途径,而这种传统封装方式的散热传导存在以下的不足点:
1、金属基岛体积太小
金属基岛在传统封装形式中,为了追求封装体的可靠性安全,几乎都采用了金属基岛埋入在封装体内,而在有限的封装体内,同时要埋入金属基岛及信号、电源传导用的金属内脚(如图1及图2所示),所以金属基岛的有效面积与体积就显得非常的小,而同时金属基岛还要来担任高热量的散热的功能,就会显得更为的不足了。
2、埋入型金属基岛(如图1及图2所示)
金属基岛在传统封装形式中,为了追求封装体的可靠性安全,几乎都采用了金属基岛埋入在封装体内,而金属基岛是依靠左右或是四个角落细细的支撑杆来固定或支撑金属基岛,也因为这细细的支撑杆的特性,导致了金属基岛从芯片上所吸收到的热量,无法快速的从细细的支撑杆传导出来,所以芯片的热量无法或快速的传导到封装体外界,导致了芯片的寿命快速老化甚至烧伤或烧坏。
3、金属基岛露出型(如图3及图4所示)
虽然金属基岛是露出的,可以提供比埋入型的散热功能还要好的散热能力,但是因为金属基岛的体积及面积在封装体内还是非常的小,所以能够提供散热的能力,还是非常有限。
发明内容
本发明的目的在于克服上述不足,提供一种能够提供散热的能力强的基岛露出芯片正装锁定孔散热块封装结构。
本发明的目的是这样实现的:一种基岛露出芯片正装锁定孔散热块封装结构,包含有芯片、芯片下方的所承载的金属基岛、金属内脚、芯片到金属内脚的信号互连的金属丝、芯片与金属基岛之间的导电或不导电的导热粘结物质Ⅰ和塑封体,所述金属基岛露出塑封料,在所述芯片上方设置有散热块,该散热块带有锁定孔,该散热块与所述芯片之间嵌置有导电或不导电的导热粘结物质Ⅱ。
本发明的有益效果是:
本发明通过在芯片上方增置散热块,来担任高热量的散热的功能,能够提供散热的能力强,使芯片的热量能快速的传导到封装体外界。可以应用在一般的封装形式的封装体及封装工艺上使其成为高或是超高散热(High Thermal or Super High Thermal)能力,如FBP可以成为SHT-FBP / QFN可以成为SHT-QFN / BGA可以成为 SHT-BGA / CSP可以成为SHT-CSP ……。避免了芯片的寿命快速老化甚至烧伤或烧坏。
附图说明
图1为以往金属基岛埋入型芯片封装结构示意图。
图2为图1的俯视图。
图3为以往金属基岛露出型芯片封装结构示意图。
图4为图3的俯视图。
图5为本发明基岛露出芯片正装锁定孔散热块封装结构实施例1示意图。
图6为本发明基岛露出芯片正装锁定孔散热块封装结构实施例2示意图。
图中附图标记:
金属基岛1、导电或不导电的导热粘结物质Ⅰ2、芯片3、金属内脚4、金属丝5、导电或不导电的导热粘结物质Ⅱ6、散热块7、锁定孔7.1、塑封体8。
具体实施方式
实施例1:
参见图5,图5为本发明基岛露出芯片正装锁定孔散热块封装结构实施例1示意图。由图5可以看出,本发明基岛露出芯片正装锁定孔散热块封装结构,包含有芯片3、芯片下方的所承载的金属基岛1、金属内脚4、芯片到金属内脚的信号互连的金属丝5、芯片与金属基岛之间的导电或不导电的导热粘结物质Ⅰ2和塑封体8,所述金属基岛1露出塑封料8,在所述芯片3上方设置有散热块7,该散热块7带有锁定孔7.1,该散热块7与所述芯片3之间嵌置有导电或不导电的导热粘结物质Ⅱ6。
所述散热块7的材质可以是铜、铝、陶瓷或合金等。
实施例2:
实施例2与实施例1的不同之处仅在于:所述散热块7呈倒置的“T”型结构,如图6。

Claims (3)

1. 一种基岛露出芯片正装锁定孔散热块封装结构,包含有芯片(3)、芯片下方的所承载的金属基岛(1)、金属内脚(4)、芯片到金属内脚的信号互连的金属丝(5)、芯片与金属基岛之间的导电或不导电的导热粘结物质Ⅰ(2)和塑封体(8),所述金属基岛(1)露出塑封料(8),其特征在于在所述芯片(3)上方设置有散热块(7),该散热块(7)带有锁定孔(7.1),该散热块(7)与所述芯片(3)之间嵌置有导电或不导电的导热粘结物质Ⅱ(6)。
2.根据权利要求1所述的一种基岛露出芯片正装锁定孔散热块封装结构,其特征在于所述散热块(7)的材质是铜、铝、陶瓷或合金。
3.根据权利要求1或2所述的一种基岛露出芯片正装锁定孔散热块封装结构,其特征在于所述散热块(7)呈倒置的“T”型结构。
CN 201010558754 2010-01-26 2010-11-25 基岛露出芯片正装锁定孔散热块封装结构 Pending CN102088009A (zh)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN 201010558754 CN102088009A (zh) 2010-01-26 2010-11-25 基岛露出芯片正装锁定孔散热块封装结构

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
CN201010117051 2010-01-26
CN201010117051.4 2010-01-26
CN201010120948.2 2010-01-26
CN201010120948 2010-01-26
CN 201010558754 CN102088009A (zh) 2010-01-26 2010-11-25 基岛露出芯片正装锁定孔散热块封装结构

Publications (1)

Publication Number Publication Date
CN102088009A true CN102088009A (zh) 2011-06-08

Family

ID=44099728

Family Applications (1)

Application Number Title Priority Date Filing Date
CN 201010558754 Pending CN102088009A (zh) 2010-01-26 2010-11-25 基岛露出芯片正装锁定孔散热块封装结构

Country Status (1)

Country Link
CN (1) CN102088009A (zh)

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH05299544A (ja) * 1992-04-20 1993-11-12 Hitachi Ltd 半導体装置
US5814536A (en) * 1995-12-27 1998-09-29 Lsi Logic Corporation Method of manufacturing powdered metal heat sinks having increased surface area
CN1355564A (zh) * 2000-11-24 2002-06-26 矽品精密工业股份有限公司 半导体封装件及其制造方法
CN1630073A (zh) * 2003-12-19 2005-06-22 威宇科技测试封装有限公司 芯片球栅阵列封装结构
CN1725460A (zh) * 2005-05-27 2006-01-25 江苏长电科技股份有限公司 集成电路或分立元件平面凸点式封装工艺及其封装结构

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH05299544A (ja) * 1992-04-20 1993-11-12 Hitachi Ltd 半導体装置
US5814536A (en) * 1995-12-27 1998-09-29 Lsi Logic Corporation Method of manufacturing powdered metal heat sinks having increased surface area
CN1355564A (zh) * 2000-11-24 2002-06-26 矽品精密工业股份有限公司 半导体封装件及其制造方法
CN1630073A (zh) * 2003-12-19 2005-06-22 威宇科技测试封装有限公司 芯片球栅阵列封装结构
CN1725460A (zh) * 2005-05-27 2006-01-25 江苏长电科技股份有限公司 集成电路或分立元件平面凸点式封装工艺及其封装结构

Similar Documents

Publication Publication Date Title
CN201623033U (zh) 内脚露出芯片倒装带倒t型锁定孔散热块封装结构
CN201629315U (zh) 内脚露出芯片倒装锁定孔散热块表面凸出封装结构
CN201623045U (zh) 内脚埋入芯片倒装倒t型锁定孔散热块封装结构
CN101789410B (zh) 基岛露出芯片正装散热块封装结构
CN201754402U (zh) 印刷线路板芯片正装带锁定孔矩形散热块封装结构
CN201623083U (zh) 基岛露出芯片正装矩型锁定孔散热块封装结构
CN201623087U (zh) 基岛露出芯片正装锁定孔散热块封装结构
CN201623057U (zh) 基岛埋入芯片正装带矩形锁定孔散热块封装结构
CN201623086U (zh) 基岛露出芯片正装倒t型锁定孔散热块封装结构
CN201623061U (zh) 基岛埋入芯片正装锁定孔散热块封装结构
CN201623032U (zh) 内脚露出芯片倒装带锁定孔散热块封装结构
CN201623051U (zh) 印刷线路板芯片正装带锁定孔散热块封装结构
CN201623090U (zh) 内脚露出芯片倒装带矩型锁定孔散热块封装结构
CN201623049U (zh) 基岛露出芯片正装锁定孔散热块表面凸出封装结构
CN102088009A (zh) 基岛露出芯片正装锁定孔散热块封装结构
CN201623121U (zh) 基岛埋入芯片正装倒t锁定孔散热块外接散热器封装结构
CN201681809U (zh) 印刷线路板芯片正装带锁定孔倒t型散热块封装结构
CN201623115U (zh) 基岛露出芯片正装锁定孔散热块外接散热帽封装结构
CN201623060U (zh) 基岛埋入芯片正装带锁定孔散热块表面凸出封装结构
CN201623145U (zh) 基岛埋入芯片正装矩型锁定孔散热块外接散热器封装结构
CN201629322U (zh) 基岛露出芯片正装倒t锁定孔散热块外接散热器封装结构
CN201629326U (zh) 基岛露出芯片正装矩型锁定孔散热块外接散热器封装结构
CN201681818U (zh) 印刷线路板芯片正装散热块外接散热器封装结构
CN201623056U (zh) 基岛埋入芯片正装带矩形散热块封装结构
CN201629314U (zh) 基岛露出芯片正装矩形散热块封装结构

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C02 Deemed withdrawal of patent application after publication (patent law 2001)
WD01 Invention patent application deemed withdrawn after publication

Application publication date: 20110608