CN102081564A - System with debugging function and debugging method thereof - Google Patents
System with debugging function and debugging method thereof Download PDFInfo
- Publication number
- CN102081564A CN102081564A CN2009102467084A CN200910246708A CN102081564A CN 102081564 A CN102081564 A CN 102081564A CN 2009102467084 A CN2009102467084 A CN 2009102467084A CN 200910246708 A CN200910246708 A CN 200910246708A CN 102081564 A CN102081564 A CN 102081564A
- Authority
- CN
- China
- Prior art keywords
- signal
- output port
- port
- debug
- serial
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Landscapes
- Debugging And Monitoring (AREA)
Abstract
The invention relates to a debugging method of a system. The system comprises a South Bridge chip and an output port. The method comprises the following steps of: starting up the system; generating a low-pin signal by the South Bridge chip; converting the low-pin signal into a serial signal through a converter; and decoding the serial signal through an external serial decoder, wherein the external serial decoder is connected with a server system through the output port. The invention also relates to a system with a debugging function, which is externally connected with a serial decoder through an output port. The system with the debugging function comprises a South Bridge chip, a converter and a selector, wherein the South Bridge chip is provided with a debugging port and used for outputting a low-pin debugging signal through the debugging port; the converter is used for converting the low-pin debugging signal into a serial signal and generating a USB (Universal Serial Bus) signal; and the selector is used for selecting the serial signal or the USB signal as the output of the output port.
Description
Technical field
The present invention is a kind of method and system of debug, utilizes error detection port in the server system to quicken the method and system of debug in particular to a kind of.
Background technology
Build the amplification of scale at present along with the middle-size and small-size regional network of networks development and intra-company, the application of network servo system is universal day by day, and emerging industry that New Economy is brought and high efficiency mode of operation make industry-by-industry, all types of user to network servo system more deep specialized requirement arranged, and this has promoted the network servo system qualitative leap.The direct performance of this leap on application form is exactly the lifting of the functional and ease for use of network servo system.
Servo-drive system when start, being initialized as of peripheral hardware by CPU (central processing unit) (central processingunit; CPU) via ROM-BIOS (the Basic Input Output System of motherboard; BIOS) chip is obtained procedure code, procedure code checks earlier whether the every working storage of CPU operates normally, next all the other peripheral equipments such as dynamic RAM (Dynamic Random Access Memory), motherboard chipset, display card is carried out initializing set thus.And so-called initializing set is according to the technological document specification of chipset, makes some working storage values of filling out, changes the action of bit, so that the storer of chipset, I/O function are able to normal operation.
In initialized process, motherboard may be because of hardware fault, or the bios program sign indicating number value of moving is wrong or write mistake and have problems, so cause the result that can't start shooting smoothly.But because the bios program sign indicating number is very little, at operating system (operation system; OS) have no idea to carry out relatively large error detection software before not being written into and carry out debug (Debug),, or utilize the coherent detection instrument to seek the reason of hard error so the user can only search problematic procedure code from the BIOS source code.
Be to accelerate research and development and debug speed, it be the error detection port that industry defines an I/O port (for example: Port 80H, 84H or 85H) then, when the bios program sign indicating number according to storing selftest (the Power on Self Test that starts shooting; When POST) program list of program carries out the start self test program in a certain stage, bios program can directly be delivered to for example Port 80H I/O port with the numerical value of the test code (code) of the start self test program in this stage, then by special debug peripheral device (for example POST card), interception also demonstrates the numerical value of test code of the start self test program in this stage, before carrying out next record start self test program, the numerical value of this test code can a value keep.Therefore, servo-drive system start enters before the operating system, and which code test code rests on, can be by the locate errors reason of code generation of source code such as BIOS such as contrast such as the selftest card of for example starting shooting (POST card) the debug peripheral device of etc.ing.
Yet, traditional debug scheme often directly shows with an error detection circuit 102 low pin position (LPC) signal of the South Bridge chip 101 of system on the motherboard at system place via a light emitting diode 103, disclose as Fig. 1 a, must beat and close casing and could observe and obtain, and the extra cost of need increase.
Low pin position (LPC) signal that Fig. 1 b discloses these South Bridge chip 101 outputs is connected via the port 80 debug plates 105 outside a connectivity port 104 and cable (cable) that is connected with this connectivity port 104 and the motherboard; But shortcoming is, the maintenance personal need with casing open just can read after cable (cable) connected rub-out signal.
Edge this, the inventor of this case works out a kind of method and system of debug, utilizes error detection port in the server system quickening the method and system of debug in particular to a kind of, it can improve maintenance personal in the known techniques needs present situation that casing is opened.
Summary of the invention
The objective of the invention is to, use a built-in interface such as universal serial bus to solve the problem that error detection in traditional server system must be opened the casing of this server system.
For reaching above purpose, the invention provides a kind of system debug method, comprising:
(a) this system boot;
(b) this South Bridge chip produces low pin position (LPC) signal;
(c) should low pin position signal be a serial (series) signal through converter conversion; And
(d) through an external serial decode device this serial signal of decoding; Wherein, this external serial decode device links via this output port and this system.
The present invention also provides a kind of system with error eliminating function, and it is via the external a string row decoder of an output port, and it comprises at least:
One South Bridge chip has a debug port and should hang down pin position (LPC) debug signal via this debug port output;
One converter is a serial (series) signal with this debug signal by low pin position debug conversion of signals, and produces a universal serial bus signal; And
One selector switch is selected the output for this output port of this serial signal or this universal serial bus signal.
Beneficial effect of the present invention is, it is a serial signal with the low pin position conversion of signals that South Bridge chip produces that a converter is provided, and shows the result of this serial signal of decoding with display element, is convenient to the maintenance personal and uses.
Description of drawings
Fig. 1 a and Fig. 1 b are the debug scheme synoptic diagram of prior art;
Fig. 2 is the method synoptic diagram of a preferred embodiment of the present invention;
Fig. 3 is the device synoptic diagram of a preferred embodiment of the present invention.
Description of reference numerals:
The 101-South Bridge chip; The 102-error detection circuit; The 103-light emitting diode; The 104-connectivity port; 105-debug plate; S201～s208-method step; The 30-system; The 301-South Bridge chip; 301a-debug port; The 302-converter; The 303-selector switch; The 304-output port; 305-serial decode device; The 306-power transistor; The 307-light emitting diode.
Embodiment
Fig. 2 is about a preferred embodiment of the present invention, and it is about the method for a kind of system debug (debug), and this system has a South Bridge chip and an output port, and it may further comprise the steps:
S201: this system boot;
S202: this South Bridge chip produces low pin position (LPC) signal;
S203: through converter conversion should low pin position signal be a serial (series) signal; And
S204: through an external serial decode device this serial signal of decoding; Wherein, this external serial decode device links via this output port and this system.
Preferable, this output port be a USB (universal serial bus) (Universal Serial Bus, USB) output port, and this converter be a baseboard management controller (Baseboard Management Controller, BMC).
Preferable, the method for described system debug (debug) further comprises: s205: via the decode result of this serial signal of a diode displaying.The result who shows this serial signal of decoding does not represent to exceed with light emitting diode, can reach by seven-segment display yet.
Preferable, the method for described system debug (debug) further comprises:
S206: cut off the voltage supply of the power supply supply pin position P5V of this USB (universal serial bus) output port.
Preferable, the method for described system debug (debug) further comprises:
S207: judge whether this server system starts shooting and finish, if, to the power supply supply pin position P5V supply operating voltage of this USB (universal serial bus) output port, and select the universal serial bus signal of this baseboard management controller to export via a multiplexer via this output port; If not, this external serial decode device is parked in present stage boot code (promptly getting back to s202).
Preferable, the method for described system debug (debug) further comprises:
S208: it is punctual that this external serial decode device detects this power supply supply pin position P5V signal to a working position, automatically universal serial bus signal is cut off, for example be the D-and the D+ signal of USB (universal serial bus), can't debate the situation of knowing external serial decode device to avoid system to produce, and influence the stable operation degree of system.
Preferable, the power supply of this external serial decode device is by a battery supplied, and this battery for example is arranged in the external serial decode device, also or the power supply of external serial decode device can provide by other signal port of system.This error detection port is a kind of by selecting among Port 80H, 84H or the 85H, and this system is a server system, and this baseboard management controller is Severengine Pilot II.
Fig. 3 has an aspect of the system 30 of error eliminating function via an output port 304 external a string row decoders 305 about the present invention, it comprises at least: a South Bridge chip 301 has a debug port 301a and should hang down pin position (LPC) debug signal via this debug port 301a output; One converter 302 is serial (series) signal with this debug signal by low pin position debug conversion of signals, and if converter 302 baseboard management controllers, this also can produce USB (universal serial bus) (USB) signal under operate as normal; And a selector switch 303, select a kind of output by this serial signal and universal serial bus signal as this output port 304.
Preferable, this output port 304 can be a USB (universal serial bus) output port.
Preferable, this converter 302 can be a baseboard management controller and replaces.
Preferable, this serial decode device 305 comprises that further a light emitting diode 307 shows this decoded serial signal.Light emitting diode 307 can be replaced by other display element.
Preferable, this selector switch 303 is a multiplexer.
Preferable, this system 30 further comprises a power transistor 306, in herein is the purposes of switch, whether provide this output port 304 operating voltage with decision, for example be 5 volts of the operating voltage of USB (universal serial bus), shown in step s207, if system 30 starts shooting successfully, then by the conducting of South Bridge chip 301 or converter 302 (baseboard management controller) power controlling transistor 306.To detect power supply supply pin position P5V punctual to working position when serial decode device 305, automatically universal serial bus signal is cut off, and for example be the D-and the D+ signal of USB (universal serial bus).
Preferable, this debug port 301a is a kind of by selecting among Port 80H, 84H or the 85H.
Preferable, the power supply of this external serial decode device 305 is by a battery supplied.
Preferable, this baseboard management controller is Severengine Pilot II.
The above description of this invention is illustrative, and nonrestrictive, and those skilled in the art is understood, and can carry out many modifications, variation or equivalence to it within spirit that claim limits and scope, but they will fall within the scope of protection of the present invention all.
Claims (9)
1. the method for system's debug, this system has a South Bridge chip and an output port, it is characterized in that, may further comprise the steps:
(a) this system boot;
(b) this South Bridge chip produces low pin position signal;
(c) should low pin position signal be a serial signal through converter conversion; And
(d) through an external serial decode device this serial signal of decoding;
Wherein, this external serial decode device links via this output port and this system;
Wherein, this output port is a USB (universal serial bus) output port, and this converter is a baseboard management controller, and this error detection port is a kind of by selecting among Port 80H, 84H or the 85H.
2. the method for claim 1 is characterized in that, comprises that further (e) is via the decode result of this serial signal of a diode displaying.
3. the method for claim 1 is characterized in that, preceding further comprise (f) cuts off the voltage supply of the power supply supply pin position P5V of this USB (universal serial bus) output port in step (c).
4. method as claimed in claim 3, it is characterized in that, comprise that further (g) judges whether this server system starts shooting and finish, if, to the power supply supply pin position P5V supply operating voltage of this USB (universal serial bus) output port, and select the universal serial bus signal of this baseboard management controller to export via a multiplexer via this output port; If not, this external serial decode device is parked in the present stage boot code.
5. method as claimed in claim 4 is characterized in that, it is punctual to comprise that further (h) this external serial decode device detects this power supply supply pin position P5V signal to a working position, automatically universal serial bus signal is cut off.
6. system with error eliminating function, it is characterized in that via the external a string row decoder of an output port, comprising:
One South Bridge chip has a debug port and should hang down pin position debug signal via this debug port output;
One converter is a serial signal with this debug signal by low pin position debug conversion of signals, and produces a universal serial bus signal; And
One selector switch is selected the output for this output port of this serial signal or this universal serial bus signal.
7. system as claimed in claim 6 is characterized in that, this serial decode device further comprises this serial signal that a diode displaying is decoded.
8. system as claimed in claim 6 is characterized in that this system further comprises a power transistor, whether provides this output port operating voltage with decision.
9. system as claimed in claim 6 is characterized in that, this debug port is a kind of by selecting among Port 80H, 84H or the 85H.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2009102467084A CN102081564A (en) | 2009-11-26 | 2009-11-26 | System with debugging function and debugging method thereof |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2009102467084A CN102081564A (en) | 2009-11-26 | 2009-11-26 | System with debugging function and debugging method thereof |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN102081564A true CN102081564A (en) | 2011-06-01 |
Family
ID=44087537
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN2009102467084A Pending CN102081564A (en) | 2009-11-26 | 2009-11-26 | System with debugging function and debugging method thereof |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN102081564A (en) |
Cited By (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102419723A (en) * | 2011-12-31 | 2012-04-18 | 曙光信息产业股份有限公司 | Device and method for monitoring mainboard booting |
| CN102902613A (en) * | 2011-07-25 | 2013-01-30 | 广达电脑股份有限公司 | Computer system and diagnosis method thereof |
| CN104182309A (en) * | 2013-05-23 | 2014-12-03 | 英业达科技有限公司 | Debugging device and debugging method |
| US9348718B2 (en) | 2013-09-06 | 2016-05-24 | Nuvoton Technology Corporation | Apparatus and method for computer debug |
| CN109408443A (en) * | 2017-08-18 | 2019-03-01 | 神讯电脑(昆山)有限公司 | Electronic device and its means of communication |
-
2009
- 2009-11-26 CN CN2009102467084A patent/CN102081564A/en active Pending
Cited By (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102902613A (en) * | 2011-07-25 | 2013-01-30 | 广达电脑股份有限公司 | Computer system and diagnosis method thereof |
| CN102902613B (en) * | 2011-07-25 | 2015-09-30 | 广达电脑股份有限公司 | Computer system and diagnosis method thereof |
| CN102419723A (en) * | 2011-12-31 | 2012-04-18 | 曙光信息产业股份有限公司 | Device and method for monitoring mainboard booting |
| CN104182309A (en) * | 2013-05-23 | 2014-12-03 | 英业达科技有限公司 | Debugging device and debugging method |
| US9348718B2 (en) | 2013-09-06 | 2016-05-24 | Nuvoton Technology Corporation | Apparatus and method for computer debug |
| CN109408443A (en) * | 2017-08-18 | 2019-03-01 | 神讯电脑(昆山)有限公司 | Electronic device and its means of communication |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN110634530A (en) | Chip testing system and method | |
| CN100458692C (en) | System and method for correcting fault of turn-on self-test | |
| CN103150188B (en) | The compatible video card fast initializing method of the x86 of non-x 86 instruction set computer | |
| CN103377115A (en) | System event log management system and system event log management method | |
| CN106990958A (en) | A kind of extension element, electronic equipment and startup method | |
| CN102081564A (en) | System with debugging function and debugging method thereof | |
| CN103678053B (en) | Computer self-test method and system | |
| JP2016157417A (en) | Management facility of basic input/output system of network, method, and non-temporary computer-readable medium | |
| US20200191869A1 (en) | Controller structural testing with automated test vectors | |
| CN102479148A (en) | System and method for monitoring input/output port state of peripheral element | |
| US11403202B2 (en) | Power monitoring system for virtual platform simulation | |
| CN103593269A (en) | Automatic cyclic test method of restart pressure of multiple PCIe devices | |
| US20140244203A1 (en) | Testing system and method of inter-integrated circuit bus | |
| US8719637B2 (en) | System and method for acquiring basic input/output system debug codes | |
| CN103729221A (en) | Method and device for writing BIOS debugging information into hard disk | |
| TW201243613A (en) | Data synchronization system and method | |
| CN104598340A (en) | Detection system of hardware faults, electronic device and method | |
| CN101826020A (en) | Reading method for boot sequence of computer boot equipment | |
| CN1848089A (en) | Method and system for providing an auxiliary bios code in an auxiliary bios memory utilizing time expiry control | |
| CN102446101A (en) | System for mandatorily upgrading firmware and method for mandatorily upgrading firmware thereof | |
| CN102520976A (en) | Solidifying method of DSP (digital signal processor) program | |
| CN104050065A (en) | Method aiming at failure location in server startup and shutdown testing | |
| CN108920331A (en) | Alarm method for computer hardware configuration change | |
| CN107357700A (en) | A kind of method and system of test NVME hard disk order stability | |
| CN102609214A (en) | System and method for simulating BIOS (basic input/output system) ROM (read only memory) into disk |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C02 | Deemed withdrawal of patent application after publication (patent law 2001) | ||
| WD01 | Invention patent application deemed withdrawn after publication |
Application publication date: 20110601 |