CN102053894B - Method for cooperatively verifying complex IP (Internet Protocol) by multiple persons on verification platform and structure adopting same - Google Patents
Method for cooperatively verifying complex IP (Internet Protocol) by multiple persons on verification platform and structure adopting same Download PDFInfo
- Publication number
- CN102053894B CN102053894B CN2010105959064A CN201010595906A CN102053894B CN 102053894 B CN102053894 B CN 102053894B CN 2010105959064 A CN2010105959064 A CN 2010105959064A CN 201010595906 A CN201010595906 A CN 201010595906A CN 102053894 B CN102053894 B CN 102053894B
- Authority
- CN
- China
- Prior art keywords
- submodule
- circuit
- model
- data
- submodules
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Landscapes
- Design And Manufacture Of Integrated Circuits (AREA)
- Management, Administration, Business Operations System, And Electronic Commerce (AREA)
Abstract
The invention provides a method for cooperatively verifying a complex IP (Internet Protocol) circuit by multiple persons on a verification platform and a construction method of verification platform, comprising the following steps of: 10. independently verifying all submodules by using data streams generated by simulating behavioral models; 20. cooperatively verifying all the submodules by using real data streams; 30. positioning a faulty position through the data streams acquired by data acquisition models of all the submodules, and correcting; and 40. cooperatively verifying all the submodules again. A structure adopting the verification platform method is characterized in that the IP circuit comprises a plurality of the submodules; the input ends of the submodules are provided with excitation information generation models, and the output ends are provided with output data acquisition models; one data acquisition model, one simulating behavioral model and one path selector are arranged between every two submodules; the path selectors are used for connecting original data stream paths, and one input ends are connected with the corresponding simulating behavioral models. The invention enhances the verification efficiency and shortens the verification time.
Description
[technical field]
The present invention relates to a kind of IP technology, particularly relate to a kind of IP Circuit verification technology.
[background technology]
Develop rapidly along with microelectric technique; The integrated circuit scale rapidly improves according to Moore's Law (integrated transistor size doubled in per 18 months on the microchip); SOC(system on a chip) (System On Chip is called for short SOC) technology becomes the development trend of international VLSI (very large scale integrated circuits).In the SOC system design, for formation product that can be quick, stable, accumulation of IP (intellectual property) nuclear and multiplex technique become the first-selection of each chip manufacturer gradually.Under such background, IP circuit multiplexer technology becomes an important branch of IC design, much designs manufacturer in the IP kernel of other company of purchase, also more and more payes attention to the IP kernel design and the accumulation of our company.
In IP circuit accumulation, design and checking are most important two parts, and complicated day by day along with IP circuit design function and structure, and the workload of checking and difficulty are especially with the speed rising of geometric series.Checking is exactly through various emulation; Data relatively wait means to prove the process of the correctness of design; Owing to will in proof procedure, need the proof design in all condition of work scopes of definition, mistake can not occur; So the workload of checking is huger with respect to design, in the R&D process of the complicated IP circuit of part, time of checking even accounted for more than 80% of T.T..
Along with the rising of IP Circuit verification workload, the checking work of a complicated IP circuit also is difficult to accomplished by a checking slip-stick artist, and common way is the checking work that an IP circuit is accomplished in a plurality of checking slip-stick artist cooperation.In the checking work of multiple person cooperational, each checking slip-stick artist can be responsible for a part of submodule wherein;
The challenge of current complicated IP Circuit verification: because the circuit in the concrete structure of IP circuit has precedence relationship when work; So when checking; Usually can only serial verify, the submodule that is in output terminal all will be waited for usually after the submodule of prime verifies and just can verify.The process of the complicated IP Circuit verification of existing many people is generally: at first divide task, after each checking slip-stick artist's task division finished, the submodule that begins from the IP circuit input end began checking earlier; After the submodule checking of previous stage can guarantee that basic function is correct; The submodule of next stage could begin checking; The order of checking submodule is from being input to output; Each submodule all wants oneself to build an independently verification platform, and this verification platform comprises submodule at the corresponding levels all modules before and the outgoing inspection of this submodule; After each submodule checking basic verification is passed through; Use the verification platform of a new entire I P circuit; This platform comprises all submodules of entire I P circuit, from the input end adding excitation information of IP circuit, and then the correctness of the output terminal of IP circuit inspection output; In co-verification process; If problem; The submodule that needs each submodule all to get back to reuse in the individual authentication platform of oneself same case emulation to confirm that once which slip-stick artist is responsible for is out of joint, and the time course of this orientation problem ownership usually spends great amount of time.
[summary of the invention]
The technical matters that the present invention will solve is to provide a kind of multi-person synergy to verify the method for complicated IP circuit and the construction method of verification platform, and it can improve verification efficiency, reduces the proving time.
A kind of multi-person synergy of the present invention verifies that the method for complicated IP circuit is achieved in that
The present invention specifically comprises the steps:
A kind of multi-person synergy of the present invention verifies that the construction method of the verification platform of complicated IP circuit is achieved in that
IP circuit according to the invention comprises a plurality of submodules; Said IP circuit comprises a plurality of submodules; The input end of said IP circuit is provided with excitation information and produces model, and the output terminal of said IP circuit is provided with the output data collection model, all is provided with a data collecting model between per two sub-module; Be provided with a simulation behavior model between per two sub-module; Also be connected with a path selector switch between per two sub-module, an input end and the output terminal of said path selector switch are used to be connected the raw data circulation flow path, and another input end connects the corresponding simulating behavior model; Data collecting model between said per two sub-module is connected in the output terminal of last submodule, is used to gather the data message of last submodule to back one submodule; Simulation behavior model between said per two sub-module is used to simulate the behavior of last submodule to back one submodule.
The present invention has following advantage:
1. the present invention uses the path selector switch to realize the switching of the data stream of True Data stream and simulation behavior model; The verification platform of submodule individual authentication and co-verification is united; Do not need the different verification platform of two covers, significantly reduced the time of repeatedly setting for this platform thus and reduced the risk that switching makes the mistake between the different platform;
2. the present invention has used the simulation behavior model; Need all not build new verification platform again to the checking of each IP circuit; Each checking slip-stick artist is to the checking work of the own submodule beginning that can walk abreast; The checking that need not wait for the previous stage submodule is passed through basically, has reduced total proving time greatly;
3. the present invention is when co-verification; The submodule output terminal of being responsible for each slip-stick artist is provided with data collecting model; And cooperate with reference to correct data, can be through the interface document of deriving in the simulation process rapid orientation problem position, omitted the flow process that each slip-stick artist oneself checks own module correctness earlier; Significantly reduce the work of repetition, reduced the proving time;
4. the present invention can make each checking slip-stick artist have oneself independently emulation platform environment at the checking initial stage; When needing co-verification, can carry out collaborative simulation to each module fast integration to identical platform, obtain the module output of the derived data that oneself needs flexibly to the checking later stage; Carry out case study; During the division task, the interface between enforceable each participant of clear definition has improved designing quality indirectly.
[description of drawings]
Combine embodiment that the present invention is further described with reference to the accompanying drawings.
Fig. 1 is the inventive method schematic flow sheet.
Fig. 2 is the synoptic diagram of structure of the present invention.
Fig. 3 is the synoptic diagram of one embodiment of the invention individual authentication.
Fig. 4 is the synoptic diagram of one embodiment of the invention co-verification.
[embodiment]
See also Fig. 1 to shown in Figure 4, embodiments of the invention are carried out detailed explanation.
Like Fig. 1, a kind of method of the present invention, the data flow that comprises the steps: step 10, uses the simulation behavior model to produce; Carry out the individual authentication of each sub-module, each submodule output is provided with data collecting model and is used for gathering and record data stream, is used for comparing with correct result; Whether judgment data stream is correct; If correctly then get into next step,, continue individual authentication if after mistake has then been revised; Step 20, use real data flow; Carry out the co-verification of each sub-module; All submodules are formed whole IP circuit, and collaborative work situation that can emulation entire I P circuit each sub-module in practical application is gathered the overall operational data of IP circuit through the output data collecting model; Judge whether overall operational data is correct, if mistake then gets into next step; If correct, then finish checking; Step 30, the stream of the data collecting model image data through above-mentioned each submodule output; Based on the position of traffic error find out the submodule that might make mistakes carry out individual authentication; If authentication error then revises, up to the submodule that might make mistakes all verify correctly; Step 40, during the submodule correction problem of mistake; Other submodules use the simulation behavior model of this submodule to substitute this submodule; Carry out the individual authentication of oneself with this, all submodules are added the co-verification platform again carry out co-verification, get back to step 20.
Like Fig. 2; A kind of construction method of the present invention, said IP circuit comprises a plurality of submodules, like modules A, module B, module C; The input end of said IP circuit is provided with excitation information and produces model; The output terminal of said IP circuit is provided with the output data collection model, all is provided with a data collecting model between per two sub-module, is provided with a simulation behavior model between per two sub-module; Also be provided with a path selector switch between per two sub-module; One input end and the output terminal of said path selector switch are used to be connected the raw data circulation flow path, and another input end connects the corresponding simulating behavior model, and the data collecting model between said per two sub-module is used to gather the data message of last submodule to back one submodule.Data collecting model between said per two sub-module is used to gather the data message of last submodule to back one submodule, like A-＞B data collecting model, is responsible for the data of acquisition module A to the data stream of module B.Simulation behavior model between said per two sub-module is used to simulate the behavior of last submodule to back one submodule, like simulation A-＞B behavior model, is responsible for the behavior of analog module A to module B.Said path selector switch is realized the selection between the data stream that actual submodule or simulation behavior model produce through macro switch.Present embodiment; The excitation information that connects successively produces model, modules A, A-＞B path selector switch, module B, B-＞C path selector switch, module C, output data collection model; The output terminal of said modules A also connects A-＞B data collecting model, A-＞C data collecting model, and is connected to module C through one A-＞C path selector switch.Said module B output terminal connects B-＞C data collecting model.The input end of said A-＞B path selector switch connects simulation A-＞B behavior model, and the input end of said B-＞C path selector switch connects simulation B-＞C behavior model, and the input end of said A-＞C path selector switch connects simulation A-＞C behavior model.
Like Fig. 3,, make excitation information produce model, modules A, A-＞C data collecting model, A-＞B data collecting model composition individual authentication platform with the data stream that individual path selector switch selects the simulation behavior model to produce; Simulation A-＞B behavior model, module B, B-＞C data collecting model are formed the individual authentication platform; Simulation B-＞C behavior model, simulation A-＞C behavior model, module C, output data collection model are formed the individual authentication platform, can not interact between each module.
As shown in Figure 4, after above-mentioned each sub-module checking finished, the synergistic combinations checking of beginning subordinate phase in the co-verification stage, selected all to be adjusted into the data stream of using actual module output with the path of path selector switch; At this Qualify Phase, all submodules are formed whole IP circuit, collaborative work situation that can emulation entire I P circuit each sub-module in practical application; In when checking the data collecting model of the output terminal of all submodules is opened; Finish the back data collecting model in emulation like this and can export the traffic logging on this interface, should write down and compare the interface that finds all to make mistakes with reference to correct result; The orientation problem position, it is necessarily wrong to occur wrong submodule the earliest; During the submodule correction problem of mistake; Other submodules can use the simulation behavior model of this submodule to substitute this submodule; Carry out the individual authentication of oneself with this; After the problem correction of the submodule of mistake, add the co-verification platform again and carry out co-verification, carry out the co-verification of a new round.
The above is merely preferred embodiment of the present invention, so can not limit the scope that the present invention implements according to this, the equivalence of promptly doing according to claim of the present invention and description changes and modifies, and all should still belong in the scope that the present invention contains.
Claims (4)
1. a multi-person synergy is verified the method for complicated IP circuit, and it comprises individual authentication stage and co-verification stage; Said IP circuit comprises a plurality of submodules, it is characterized in that, specifically comprises:
Step 10, the data stream of using the simulation behavior model to produce; Carry out the individual authentication of each sub-module; Each submodule output terminal is provided with data collecting model and is used for gathering and record data stream, and whether judgment data stream is correct, if correctly then get into next step; After if mistake is then revised, continue individual authentication;
Step 20, use real data stream, carry out the co-verification of each sub-module, gather the overall operational data of IP circuit, judge whether overall operational data is correct, if mistake then gets into next step through the output data collection model; If correct, then finish checking;
Step 30, the stream of the data collecting model image data through above-mentioned each submodule output; Based on the position of traffic error find out the submodule that might make mistakes carry out individual authentication; If authentication error then revises, up to the submodule that might make mistakes all verify correctly;
Step 40, all submodules are added the co-verification platform again carry out co-verification, get back to step 20.
2. multi-person synergy according to claim 1 is verified the method for complicated IP circuit; It is characterized in that: step 30 further comprises: during the submodule correction problem of mistake; Other submodules use the simulation behavior model of this submodule to substitute this submodule, carry out the individual authentication of oneself with this.
3. a multi-person synergy is verified the construction method of the verification platform of complicated IP circuit; Said IP circuit comprises a plurality of submodules; The input end of said IP circuit is provided with excitation information and produces model, and the output terminal of said IP circuit is provided with the output data collection model, it is characterized in that: all be provided with a data collecting model between per two sub-module; Be provided with a simulation behavior model between per two sub-module; Also be connected with a path selector switch between per two sub-module, an input end and the output terminal of said path selector switch are used to be connected the raw data circulation flow path, and another input end connects the corresponding simulating behavior model; Data collecting model between said per two sub-module is connected in the output terminal of last submodule, is used to gather the data message of last submodule to back one submodule; Simulation behavior model between said per two sub-module is used to simulate the behavior of last submodule to back one submodule.
4. multi-person synergy according to claim 3 is verified the construction method of the verification platform of complicated IP circuit, it is characterized in that: said path selector switch is realized the selection between the data stream that actual submodule or simulation behavior model produce through macro switch.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2010105959064A CN102053894B (en) | 2010-12-17 | 2010-12-17 | Method for cooperatively verifying complex IP (Internet Protocol) by multiple persons on verification platform and structure adopting same |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2010105959064A CN102053894B (en) | 2010-12-17 | 2010-12-17 | Method for cooperatively verifying complex IP (Internet Protocol) by multiple persons on verification platform and structure adopting same |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN102053894A CN102053894A (en) | 2011-05-11 |
| CN102053894B true CN102053894B (en) | 2012-08-08 |
Family
ID=43958244
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN2010105959064A Active CN102053894B (en) | 2010-12-17 | 2010-12-17 | Method for cooperatively verifying complex IP (Internet Protocol) by multiple persons on verification platform and structure adopting same |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN102053894B (en) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102214258B (en) * | 2011-06-15 | 2013-03-06 | 福州瑞芯微电子有限公司 | Verification platform aiming at image processing class of IP circuits |
| CN106777665A (en) * | 2016-12-07 | 2017-05-31 | 盛科网络（苏州）有限公司 | Improve the method and system of cooperating simulation platform verification efficiency |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7213219B2 (en) * | 2004-05-06 | 2007-05-01 | Nec Electronics Corporation | Function verification method |
| US7673264B1 (en) * | 2006-04-06 | 2010-03-02 | Virage Logic Corp. | System and method for verifying IP integrity in system-on-chip (SOC) design |
| CN101763451A (en) * | 2010-01-01 | 2010-06-30 | 江苏华丽网络工程有限公司 | Method for establishing large-scale network chip verification platform |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20080077893A1 (en) * | 2006-09-26 | 2008-03-27 | Texas Instruments Incorporated | Method for verifying interconnected blocks of IP |
| US9262303B2 (en) * | 2008-12-05 | 2016-02-16 | Altera Corporation | Automated semiconductor design flaw detection system |
-
2010
- 2010-12-17 CN CN2010105959064A patent/CN102053894B/en active Active
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7213219B2 (en) * | 2004-05-06 | 2007-05-01 | Nec Electronics Corporation | Function verification method |
| US7673264B1 (en) * | 2006-04-06 | 2010-03-02 | Virage Logic Corp. | System and method for verifying IP integrity in system-on-chip (SOC) design |
| CN101763451A (en) * | 2010-01-01 | 2010-06-30 | 江苏华丽网络工程有限公司 | Method for establishing large-scale network chip verification platform |
Also Published As
| Publication number | Publication date |
|---|---|
| CN102053894A (en) | 2011-05-11 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| Brim et al. | Component-interaction automata as a verification-oriented component-based system specification | |
| CN110297774A (en) | A kind of automatic interface testing method based on python | |
| CN103823747A (en) | Automatic regression testing method | |
| US7246055B1 (en) | Open system for simulation engines to communicate across multiple sites using a portal methodology | |
| CN107944193A (en) | Avionics semi-matter simulating system | |
| CN103246770A (en) | Activity graph model based system behavior simulation method | |
| CN106841974A (en) | A kind of FPGA test platforms and method | |
| CN109543212A (en) | Function test method, device and the computer storage medium of programmable logic device | |
| US8566068B2 (en) | Trace routing network | |
| Saleh | Synthesis of communications protocols: an annotated bibliography | |
| CN102053894B (en) | Method for cooperatively verifying complex IP (Internet Protocol) by multiple persons on verification platform and structure adopting same | |
| CN101197734A (en) | Test approach and device for command line interface | |
| CN101140314A (en) | On-site programmable gate array wire laying channel verification method and system thereof | |
| CN106202162B (en) | It is a kind of for test recommend room data list test macro and method | |
| Mohanty et al. | Test bench automation to overcome verification challenge of SOC Interconnect | |
| CN116776793A (en) | Multi-period path constraint verification method combining static time sequence analysis and pre-simulation | |
| CN102609571A (en) | Automatic IP (internet protocol) verification platform | |
| CN116187229A (en) | Chip fault processing method and device | |
| CN106445812A (en) | Regression test system and regression test method | |
| Ambrosio et al. | A conformance testing process for space applications software services | |
| CN109521300A (en) | A kind of test method of multifunctional digital tester | |
| Kloos et al. | Practical Formal Methods for Hardware Design | |
| CN102436525B (en) | Method for automatically repairing hold time violation in multi-node parallel mode in integrated circuit designing process | |
| CN103647687A (en) | Method and device for verifying business parameters of application system | |
| Notbauer et al. | Verification and management of a multimillion-gate embedded core design |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| C56 | Change in the name or address of the patentee | ||
| CP01 | Change in the name or title of a patent holder |
Address after: 350000 Fuzhou Gulou District, Fujian, software Avenue, building 89, No. 18 Patentee after: FUZHOU ROCKCHIP ELECTRONICS CO., LTD. Address before: 350000 Fuzhou Gulou District, Fujian, software Avenue, building 89, No. 18 Patentee before: Fuzhou Rockchip Semiconductor Co., Ltd. |
|
| CP01 | Change in the name or title of a patent holder | ||
| CP01 | Change in the name or title of a patent holder |
Address after: 350000 building, No. 89, software Avenue, Gulou District, Fujian, Fuzhou 18, China Patentee after: Ruixin Microelectronics Co., Ltd Address before: 350000 building, No. 89, software Avenue, Gulou District, Fujian, Fuzhou 18, China Patentee before: Fuzhou Rockchips Electronics Co.,Ltd. |