CN102053439A - Pixel unit and liquid crystal display panel - Google Patents
Pixel unit and liquid crystal display panel Download PDFInfo
- Publication number
- CN102053439A CN102053439A CN 201010559903 CN201010559903A CN102053439A CN 102053439 A CN102053439 A CN 102053439A CN 201010559903 CN201010559903 CN 201010559903 CN 201010559903 A CN201010559903 A CN 201010559903A CN 102053439 A CN102053439 A CN 102053439A
- Authority
- CN
- China
- Prior art keywords
- pixel electrode
- shading line
- shading
- line
- pressure wire
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Classifications
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
- G02F1/1362—Active matrix addressed cells
- G02F1/136213—Storage capacitors associated with the pixel electrode
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F2201/00—Constructional arrangements not provided for in groups G02F1/00 - G02F7/00
- G02F2201/12—Constructional arrangements not provided for in groups G02F1/00 - G02F7/00 electrode
- G02F2201/122—Constructional arrangements not provided for in groups G02F1/00 - G02F7/00 electrode having a particular pattern
Abstract
The invention discloses a pixel unit and a liquid crystal display panel. A public voltage line, a first shading line and a second shading line of the liquid crystal display panel are positioned below a pixel electrode and formed by the same metal layer; one side, which is not overlapped with the pixel electrode, of the first shading line and one side, which is not overlapped with the pixel electrode, of the second shading line are bent; as the bent first shading line and the bent second shading line can expand the area of the public voltage line, the storage capacitance can be increased simultaneously; therefore, the influence on each pixel unit caused by an error of the pattern overlapping precision is reduced; and even if the liquid crystal display panel during manufacturing still has the error of the pattern overlapping precision, the influence on the display brightness uniformity of the liquid crystal display panel can be improved.
Description
Technical field
The present invention relates to a kind of pixel cell and display panels, refer to that especially a kind of improvement causes the pixel cell and the display panels of brightness disproportionation problem because of the error of graphs coincide precision between grid layer and the source/drain electrode layer.
Background technology
Function advanced person's display gradually becomes the valuable feature of consumption electronic product now, and wherein LCD has become the display that various electronic equipments such as mobile phone, PDA(Personal Digital Assistant), digital camera, computer screen or the widespread use of notebook screen institute have the high-resolution color screen gradually.
Along with the liquid crystal panel size is increasing, panel generation brightness irregularities occurs and cause the probability of display trace (Mura) phenomenon also to raise gradually.The liquid crystal technological process of production mainly is divided into two kinds of four road masks and five road masking process in the industry at present.Wherein four road masking process are because it is with short production cycle, and rate of capacity utilization height becomes the main mode of production gradually.But the control of four road masking process is relatively than five road masking process complexity, produce at present yield also difficulty reach high level.
The liquid crystal panel that utilizes four road masking process to make at present is to utilize the first road mask that metal level is exposed on glass substrate to be etched with grid (GE) layer that forms switch element again.Then on grid layer, form insulation course and active layers.On insulation course and active layers, deposit another metal level subsequently again, and with the second road mask to the exposure of this metal level and be etched with source/drain (SD) layer and the data line that forms switch element.In order to improve the rate of capacity utilization, industry mainly adopts exposure machine mixed exposure (Mix ﹠amp at present; Match) mode that is to say, when forming grid (GE) layer and source/drain (SD) layer, is to use different exposure machines respectively metal level to be exposed.Because the technological process difference utilizes the GE layer of different exposure machine exposures and the graphs coincide precision (G/D Overlay) of SD interlayer that error is arranged easily, causes pattern shift (Localshift) occurrence probability also to raise.
See also Fig. 1, Fig. 2 and Fig. 3, Fig. 1 and Fig. 2 show the synoptic diagram of the data line of formation with respect to the generation skew of pixel electrode position respectively, and Fig. 3 is the equivalent circuit diagram in conjunction with Fig. 1 and Fig. 2.As shown in Figure 1, for being positioned at pixel electrode 14a, the 14b on the same horizontal scanning line 11, data line 12b is offset left with respect to the distance of pixel electrode 14a compared to data line 12a with respect to the distance of pixel electrode 14b, thus corresponding to the data line 12b among Fig. 3 and and pixel electrode 14b between coupling capacitance Cpd2 can greater than data line 12a and and pixel electrode 14a between coupling capacitance Cpd1.Even data line 12a is consistent with the data voltage of data line 12b feed-in pixel electrode 14a, 14b, in fact the charging voltage of pixel electrode 14b can be less than the charging voltage of pixel electrode 14a, thereby make that the liquid crystal deflection polarity between liquid crystal capacitance Clc1 and Clc2 is inconsistent, so the GTG that pixel electrode 14b sees can be bright than the GTG that pixel electrode 14a sees.Relatively, as shown in Figure 2, for being positioned at pixel electrode 14c, the 14d on the same horizontal scanning line 11, data line 12d is offset to the right with respect to the distance of pixel electrode 14c compared to data line 12c with respect to the distance of pixel electrode 14d, thus corresponding to the data line 12d among Fig. 3 and and pixel electrode 14d between coupling capacitance Cpd4 can less than data line 12c and and pixel electrode 14c between coupling capacitance Cpd3.Even data line 12c is consistent with the data voltage of data line 12d feed-in pixel electrode 14c, 14d, in fact the charging voltage of pixel electrode 14d can be greater than the charging voltage of pixel electrode 14c, thereby make that the liquid crystal deflection polarity between liquid crystal capacitance Clc3 and Clc4 is inconsistent, so the GTG that pixel electrode 14d sees can be dark than the GTG that pixel electrode 14c sees.That is to say that the graphs coincide precision of GE layer and SD layer (G/D Overlay) has error just can cause the problem of display panels display brightness inequality slightly.
Each pixel capacitance Cpix need consider following electric capacity: the memory capacitance Cs between liquid crystal capacitance Clc, pixel electrode and the public pressure wire 16, as the coupling capacitance Cpd of 14 of the grid of the switch element of switch element and the stray capacitance Cgs between the source electrode and data line and pixel electrodes.As previously mentioned, the error of graphs coincide precision can cause the coupling capacitance Cpd between data line and pixel electrode to change.Again because each pixel capacitance Cpix=Clc+Cs+Cgs+Cpd, so it is big more that the coupling capacitance Cpd between data line and pixel electrode accounts for the ratio Q of pixel capacitance Cpix, then graphs coincide precision (G/D Overlay) causes display panels display brightness inequality serious more.Therefore how improving because of graphs coincide precision (G/DOverlay) error causes coupling capacitance Cpd change and cause the problem of brightness disproportionation, is the target that industry is made great efforts.
Summary of the invention
According to embodiments of the invention, the present invention discloses a kind of pixel cell, electrically connects a switch element.Described pixel electrode comprises pixel electrode, public pressure wire, the first shading line and the second shading line.Described public pressure wire is positioned under the described pixel electrode, is used to provide a common electric voltage.The described first shading line and the second shading line are positioned under the described pixel electrode and are connected in described public pressure wire, at least one side of the described first and second shading lines be bending and with described public pressure wire be that same metal level produces.
According to embodiments of the invention, the present invention discloses a kind of display panels in addition, and it comprises the switch element of a data line, one scan line, the described data line of electric connection and described sweep trace, pixel electrode, a public pressure wire, one first shading line and the one second shading line of the described switch element of electric connection.Described public pressure wire is positioned under the described pixel electrode, is used to provide a common electric voltage.The described first shading line and the second shading line all are positioned under the described pixel electrode and are connected in described public pressure wire, at least one side of the described first and second shading lines be bending and with described public pressure wire be that same metal level produces.
According to embodiments of the invention, a side of described first shading line and the underlapped described pixel electrode of the described second shading line part is bending.
According to embodiments of the invention, the described first shading line and the underlapped side in described pixel electrode of the described second shading line is wavy or triangle is wavy or the square wave shape.
Compared to prior art, display panels of the present invention can form grid, public pressure wire, the first shading line and the second shading line of described switch element when the etching the first metal layer.Public pressure wire is electrically connected at the described first and second shading lines, makes described first, second shading line and public pressure wire simultaneously as the bottom crown of memory capacitance.Forniciform first, second shading line that is connected in public pressure wire can enlarge the area of bottom crown, that is to say that memory capacitance also can increase simultaneously.
For foregoing of the present invention can be become apparent, preferred embodiment cited below particularly, and cooperate appended graphicly, be described in detail below:
Description of drawings
Fig. 1 and Fig. 2 show that respectively the synoptic diagram of skew takes place with respect to the pixel electrode position data line of formation.
Fig. 3 is the equivalent circuit diagram in conjunction with Fig. 1 and Fig. 2.
Fig. 4 shows the synoptic diagram of the pixel cell of first embodiment.
Fig. 5 to Fig. 8 is the synoptic diagram of each mask processing procedure of display panels of the present invention.
Fig. 9 shows the synoptic diagram of the pixel cell of second embodiment.
Figure 10 shows the synoptic diagram of the pixel cell of the 3rd embodiment.
Embodiment
Below the explanation of each embodiment be with reference to additional graphic, can be in order to illustration the present invention in order to the specific embodiment of enforcement.The direction term that the present invention mentioned, for example " on ", D score, " preceding ", " back ", " left side ", " right side ", " top ", " end ", " level ", " vertically " etc., only be direction with reference to annexed drawings.Therefore, the direction term of use is in order to explanation and understands the present invention, but not in order to restriction the present invention.
See also Fig. 4, Fig. 4 is the synoptic diagram of pixel cell of first embodiment of display panels of the present invention.Display panels comprises several pixel cells 50, and each pixel cell 50 comprises switch element 13 and pixel electrode 15.Switch element 13 can be a thin film transistor (TFT) or other has the unit of switching function.When switch element 13 received scanning voltage from sweep trace 32, the data voltage that data line 30 can be transmitted was transferred to pixel electrode 15 through switch element 13.Liquid crystal molecule can be controlled its rotation direction according to the voltage difference that is sent to the data voltage of pixel electrode 15, determines the penetration level of light according to this.The first shading line 41 and the second shading line 42 are connected in public pressure wire 43, and all are to be produced by same metal level with public pressure wire 43.Following explanation earlier forms the flow process of pixel cell 50.
See also Fig. 5 to Fig. 8, Fig. 5 to Fig. 8 is the synoptic diagram of each mask processing procedure of display panels 100 of the present invention.Each figure all represents the mask processing procedure one, that is to say, finishing display panels 100 must be through four road mask processing procedure.
See also Fig. 5, in this road processing procedure, can be prior to depositing the first metal layer (not shown) on the glass substrate 101 and utilizing the first road mask to carry out developing manufacture process.Developing manufacture process is after being coated with photoresistance (not shown) on the first metal layer, the photoresistance eccysis that utilizes an exposure machine that photoresistance is exposed and uses developer (developer) to have exposed again according to the first road mask with specific pattern.Afterwards the first metal layer is carried out etch process.Etch process is that the first metal layer that will not have photoresistance to cover removes with strong acid, and the first metal layer (roughly being this specific pattern) that has photoresistance to cover can produce the grid 131 and the bottom crown 141 of switch element, follows the remaining photoresistance of eccysis again.Bottom crown 141 comprises public electrode wire 43, the first shading line 41 and the second shading line 42 (asking for an interview Fig. 4).Because this processing procedure can form grid 131, therefore utilize the first metal layer all to belong to grid (Gate electrode, GE) layer in the unit that forms with mask.
Please continue to consult Fig. 6, in this road processing procedure, at first can first depositing insulating layer (isolation layer) 16, then deposit active layers (active layer) 17, deposit ohmic contact layer (n+layer) 18 again, deposit second metal level (not shown) at last again, utilize the second road mask to carry out developing manufacture process afterwards, and active layers 17, ohmic contact layer 18 are carried out etch process with this second metal level.In this mask processing procedure, can remove corresponding to the ohmic contact layer 18 and second metal level of grid 131 tops, and the drain electrode 132 and source electrode 133 that produce a perforate 21 and switch element.Because this processing procedure can form drain electrode 132 and source electrode 133, therefore utilize second metal level all to belong to source/drain electrode (Source/Drainelectrode, SD) layer in the unit that forms with mask.Note that the exposure to GE layer and SD layer can utilize same exposure machine or different exposure machines.
Please continue to consult Fig. 7, in this road processing procedure, at first can first deposit passivation layer (passivationlayer) 19, utilize the 3rd road mask to carry out developing manufacture process afterwards again, and passivation layer 19 is carried out etch process, on source electrode 133, to produce a contact hole (via) 20.
See also Fig. 8 at last, in this road processing procedure, at first can first deposit transparent conductive layer, then carry out developing manufacture process, and transparency conducting layer is carried out etch process to produce pixel electrode 15 with the 4th road mask.
Please continue to consult Fig. 4 and Fig. 8, Fig. 8 also is the sectional view of Fig. 4 along the A-B-C tangent line.As shown in Figure 8, at A, B point-to-point transmission, the grid 131 of switch element 13 is to be formed by the first metal layer (GE layer), and source electrode 132 is formed with second metal level (SD layer) with drain electrode 133.And in B, C point-to-point transmission, bottom crown 141 also is to be formed by the first metal layer.Form a memory capacitance Cs between pixel electrode 15 and the bottom crown 141.The first shading line 41 and the second shading line 42 are connected in public pressure wire 43, and therefore the first shading line 41, the second shading line 42 and public pressure wire 43 all can be in same level.The first shading line 41, the second shading line 42 and the public pressure wire 43 of same level can be considered bottom crown 141.In addition, near data line 30,31, side 411 and side 421 are flexure type respectively for a side 411 of the first shading line 41 and a side 421 of the second shading line 42.Preferably, side 411 and side 421 are triangular waveform, and side 411 and side 421 are asymmetric mutually.Bottom crown 141 comprises that public pressure wire 43 and side 411 and side 421 are the shading line 41,42 of flexure type, and bottom crown 141 total areas can be bigger than the total area that has only linearity shading line and public pressure wire (as shown in Figure 1 and Figure 2).Because memory capacitance Cs is produced by pixel electrode 15 and bottom crown 141 overlapping parts, therefore the area when bottom crown 141 is big more, and the capacitance of memory capacitance Cs is also big more.
See also Fig. 9 and Figure 10, Fig. 9 is the synoptic diagram of pixel cell of second embodiment of display panels of the present invention, and Figure 10 is the synoptic diagram of pixel cell of the 3rd embodiment of display panels of the present invention.The side 411 and the side 421 of flexure type are not limited to the triangle wave mode, the side 411 of the first shading line 41 shown in Figure 9 and the side 421 of the second shading line 42 are square waveform, and side 421 undulates of the side 411 of the first shading line 41 shown in Figure 10 and the second shading line 42.
Display panels of the present invention and its method for making can form grid 131, public pressure wire 43, the first shading line 41 and the second shading line 42 of described switch element 13 when the etching the first metal layer.Public pressure wire 43 is electrically connected at the first shading line 41 and the second shading line 42, makes the shading line 41 of winning, the second shading line 42 and 43 whiles of the public pressure wire bottom crown as memory capacitance Cs.The shading line 41,42 that one Side has flexure type side 411 and side 421 is connected in the area that pixel electrode 15 can increase memory capacitance Cs bottom crown 141, so memory capacitance Cs also can increase simultaneously.More than comprehensive,,, reduces coupling capacitance Cpd so accounting for the ratio Q of each pixel capacitance Cpix=Clc+Cs+Cgs+Cpd because memory capacitance Cs increases.In other words,, but utilize the first and second shading lines 41,42 to be electrically connected at the design of public pressure wire 43, can increase memory capacitance Cs, so the Q value of each pixel cell 50 reduces still even the graphs coincide precision still has error.This represents that each pixel cell 50 is greatly reduced by the influence of graphs coincide trueness error, though therefore in the manufacture process display panels still have the error of graphs coincide precision, the influence of display panels display brightness inequality also can improve.
In sum; though the present invention discloses as above with preferred embodiment; but this preferred embodiment is not in order to restriction the present invention; the those of ordinary skill in this field; without departing from the spirit and scope of the present invention; all can do various changes and retouching, so protection scope of the present invention is as the criterion with the scope that claim defines.
Claims (10)
1. a pixel cell electrically connects a switch element, it is characterized in that, described pixel electrode comprises:
One pixel electrode;
One public pressure wire is positioned under the described pixel electrode, is used to provide a common electric voltage; And
One first shading line and one second shading line are positioned under the described pixel electrode and are connected in described public pressure wire, at least one side of the described first and second shading lines be bending and with described public pressure wire be that same metal level produces.
2. pixel cell according to claim 1 is characterized in that: the underlapped side in described pixel electrode of the described first and second shading lines is bending.
3. pixel cell according to claim 2 is characterized in that: it is wavy that described first shading line and the underlapped side in described pixel electrode of the described second shading line are triangle.
4. pixel cell according to claim 2 is characterized in that: described first shading line and the underlapped side in described pixel electrode of the described second shading line are the square wave shape.
5. pixel cell according to claim 2 is characterized in that: described first shading line and the underlapped side in described pixel electrode of the described second shading line are wavy.
6. display panels, the pixel electrode that it comprises switch element and electrically connects described switch element, it is characterized in that: described display panels also comprises:
One public pressure wire is positioned under the described pixel electrode, is used to provide a common electric voltage; And
One first shading line and one second shading line are positioned under the described pixel electrode and are connected in described public pressure wire, at least one side of the described first and second shading lines be bending and with described public pressure wire be that same metal level produces.
7. display panels according to claim 6 is characterized in that: the underlapped side in described pixel electrode of the described first and second shading lines is bending.
8. display panels according to claim 7 is characterized in that: it is wavy that described first shading line and the underlapped side in described pixel electrode of the described second shading line are triangle.
9. display panels according to claim 7 is characterized in that: described first shading line and the underlapped side in described pixel electrode of the described second shading line are the square wave shape.
10. display panels according to claim 7 is characterized in that: described first shading line and the underlapped side in described pixel electrode of the described second shading line are wavy.
Priority Applications (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 201010559903 CN102053439A (en) | 2010-11-24 | 2010-11-24 | Pixel unit and liquid crystal display panel |
| US13/000,376 US8400602B2 (en) | 2010-11-24 | 2010-12-07 | Pixel unit, LCD panel, and method for forming the same |
| PCT/CN2010/079540 WO2012068747A1 (en) | 2010-11-24 | 2010-12-07 | Pixel unit, liquid crystal display panel and manufacturiing method thereof |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 201010559903 CN102053439A (en) | 2010-11-24 | 2010-11-24 | Pixel unit and liquid crystal display panel |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN102053439A true CN102053439A (en) | 2011-05-11 |
Family
ID=43957922
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN 201010559903 Pending CN102053439A (en) | 2010-11-24 | 2010-11-24 | Pixel unit and liquid crystal display panel |
Country Status (2)
| Country | Link |
|---|---|
| CN (1) | CN102053439A (en) |
| WO (1) | WO2012068747A1 (en) |
Cited By (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102981335A (en) * | 2012-11-15 | 2013-03-20 | 京东方科技集团股份有限公司 | Pixel unit structure, array substrate and display device |
| CN104090429A (en) * | 2014-06-16 | 2014-10-08 | 京东方科技集团股份有限公司 | Array substrate, manufacturing method thereof and liquid crystal display device |
| WO2015090012A1 (en) * | 2013-12-19 | 2015-06-25 | 京东方科技集团股份有限公司 | Liquid crystal display screen and display device |
| CN105974659A (en) * | 2016-07-29 | 2016-09-28 | 上海中航光电子有限公司 | Array substrate and display panel |
| CN109830510A (en) * | 2019-01-09 | 2019-05-31 | 云谷（固安）科技有限公司 | Stretchable display panel and display device |
| WO2023108780A1 (en) * | 2021-12-17 | 2023-06-22 | 深圳市华星光电半导体显示技术有限公司 | Organic light-emitting diode display panel and manufacturing method therefor |
Citations (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1834761A (en) * | 2006-04-21 | 2006-09-20 | 友达光电股份有限公司 | LCD device |
| US20070030432A1 (en) * | 2005-08-08 | 2007-02-08 | Innolux Display Corp. | In plane switching liquid crystal display with storage capacitor corresponding to shielding metal line |
| CN1945838A (en) * | 2006-10-27 | 2007-04-11 | 京东方科技集团股份有限公司 | TET LCD array substrate structure and its producing method |
| CN101169530A (en) * | 2006-10-23 | 2008-04-30 | 中华映管股份有限公司 | Pixel structure and liquid crystal display panel using same |
| CN101419368A (en) * | 2007-10-23 | 2009-04-29 | Nec液晶技术株式会社 | Lateral electric field active matrix addressing liquid crystal display device |
| CN101598872A (en) * | 2008-06-04 | 2009-12-09 | 群康科技(深圳)有限公司 | Display panels |
| CN101707201A (en) * | 2009-01-19 | 2010-05-12 | 深超光电（深圳）有限公司 | Bottom guide pixel structure |
| CN101814511A (en) * | 2009-02-23 | 2010-08-25 | 北京京东方光电科技有限公司 | TFT-LCD (Thin Film Transistor Liquid Crystal Display) array substrate and manufacture method thereof |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR100640218B1 (en) * | 2004-05-31 | 2006-10-31 | 엘지.필립스 엘시디 주식회사 | In-plain switching liquid cristalline display device with round-shape electrodes |
| JP5246782B2 (en) * | 2008-03-06 | 2013-07-24 | 株式会社ジャパンディスプレイウェスト | Liquid crystal device and electronic device |
-
2010
- 2010-11-24 CN CN 201010559903 patent/CN102053439A/en active Pending
- 2010-12-07 WO PCT/CN2010/079540 patent/WO2012068747A1/en active Application Filing
Patent Citations (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20070030432A1 (en) * | 2005-08-08 | 2007-02-08 | Innolux Display Corp. | In plane switching liquid crystal display with storage capacitor corresponding to shielding metal line |
| CN1834761A (en) * | 2006-04-21 | 2006-09-20 | 友达光电股份有限公司 | LCD device |
| CN101169530A (en) * | 2006-10-23 | 2008-04-30 | 中华映管股份有限公司 | Pixel structure and liquid crystal display panel using same |
| CN1945838A (en) * | 2006-10-27 | 2007-04-11 | 京东方科技集团股份有限公司 | TET LCD array substrate structure and its producing method |
| CN101419368A (en) * | 2007-10-23 | 2009-04-29 | Nec液晶技术株式会社 | Lateral electric field active matrix addressing liquid crystal display device |
| CN101598872A (en) * | 2008-06-04 | 2009-12-09 | 群康科技(深圳)有限公司 | Display panels |
| CN101707201A (en) * | 2009-01-19 | 2010-05-12 | 深超光电（深圳）有限公司 | Bottom guide pixel structure |
| CN101814511A (en) * | 2009-02-23 | 2010-08-25 | 北京京东方光电科技有限公司 | TFT-LCD (Thin Film Transistor Liquid Crystal Display) array substrate and manufacture method thereof |
Cited By (11)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102981335A (en) * | 2012-11-15 | 2013-03-20 | 京东方科技集团股份有限公司 | Pixel unit structure, array substrate and display device |
| US9054198B2 (en) | 2012-11-15 | 2015-06-09 | Boe Technology Group Co., Ltd. | Pixel unit structure, array substrate and display device |
| WO2015090012A1 (en) * | 2013-12-19 | 2015-06-25 | 京东方科技集团股份有限公司 | Liquid crystal display screen and display device |
| US9658497B2 (en) | 2013-12-19 | 2017-05-23 | Boe Technology Group Co., Ltd. | Liquid crystal display and display device |
| CN104090429A (en) * | 2014-06-16 | 2014-10-08 | 京东方科技集团股份有限公司 | Array substrate, manufacturing method thereof and liquid crystal display device |
| US20150364504A1 (en) * | 2014-06-16 | 2015-12-17 | Boe Technology Group Co., Ltd | Array substrate and manufacturing method thereof, and liquid crystal display device |
| CN104090429B (en) * | 2014-06-16 | 2016-08-10 | 京东方科技集团股份有限公司 | Array base palte and preparation method thereof and liquid crystal indicator |
| US10497722B2 (en) * | 2014-06-16 | 2019-12-03 | Boe Technology Group Co., Ltd. | Array substrate and manufacturing method thereof, and liquid crystal display device |
| CN105974659A (en) * | 2016-07-29 | 2016-09-28 | 上海中航光电子有限公司 | Array substrate and display panel |
| CN109830510A (en) * | 2019-01-09 | 2019-05-31 | 云谷（固安）科技有限公司 | Stretchable display panel and display device |
| WO2023108780A1 (en) * | 2021-12-17 | 2023-06-22 | 深圳市华星光电半导体显示技术有限公司 | Organic light-emitting diode display panel and manufacturing method therefor |
Also Published As
| Publication number | Publication date |
|---|---|
| WO2012068747A1 (en) | 2012-05-31 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN102681276B (en) | Array substrate, method for manufacturing same and display device comprising same | |
| CN102411239B (en) | Liquid crystal display device and method for manufacturing the same | |
| CN102881688B (en) | Array substrate, display panel and array substrate manufacturing method | |
| CN100580536C (en) | Array base plate for liquid-crystal display device and its production | |
| CN202142534U (en) | Array baseplate, liquid crystal display panel and display device | |
| CN105470269A (en) | TFT array substrate and manufacturing method thereof | |
| US20170200750A1 (en) | Method for manufacturing array substrate | |
| CN105094486A (en) | Built-in self-capacitance touch display panel and manufacturing method thereof | |
| CN104280951A (en) | Array substrate, manufacturing method thereof, and display device | |
| CN102053439A (en) | Pixel unit and liquid crystal display panel | |
| CN105097832B (en) | A kind of array substrate and preparation method thereof, display device | |
| US10658394B2 (en) | Array substrate and manufacturing method thereof, display panel and display device | |
| US9281325B2 (en) | Array substrate, manufacturing method thereof and display device | |
| US8164702B2 (en) | Display substrate, method of manufacturing the display substrate and display device having the display substrate | |
| CN104465672A (en) | Array substrate and display device | |
| CN105093756A (en) | Liquid crystal display pixel structure and manufacturing method thereof | |
| CN102650783A (en) | Display device, TFT-LCD (Thin Film Transistor-Liquid Crystal Display) pixel structure and manufacturing method of TFT-LCD pixel structure | |
| CN104779203A (en) | Array substrate and manufacturing method thereof and display device | |
| CN102931138A (en) | Array substrate and manufacturing method thereof and display device | |
| CN103413784A (en) | Array substrate, preparing method thereof and display device | |
| US10209541B2 (en) | Liquid crystal display device and method for manufacturing the same | |
| CN100552519C (en) | The dot structure of semi-penetrate reflection type liquid crystal display array substrates and manufacture method | |
| US10268094B1 (en) | Array substrate, display panel and method of manufacturing array substrate | |
| CN101697051B (en) | Liquid crystal display device and method for forming same | |
| CN104183604A (en) | TET-LCD array substrate and manufacture method thereof |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C02 | Deemed withdrawal of patent application after publication (patent law 2001) | ||
| WD01 | Invention patent application deemed withdrawn after publication |
Application publication date: 20110511 |