CN102045278B - Preprocessing method for base band signal - Google Patents

Preprocessing method for base band signal Download PDF

Info

Publication number
CN102045278B
CN102045278B CN 201010618407 CN201010618407A CN102045278B CN 102045278 B CN102045278 B CN 102045278B CN 201010618407 CN201010618407 CN 201010618407 CN 201010618407 A CN201010618407 A CN 201010618407A CN 102045278 B CN102045278 B CN 102045278B
Authority
CN
China
Prior art keywords
signal
qmc
quadrature modulation
model
fpga
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN 201010618407
Other languages
Chinese (zh)
Other versions
CN102045278A (en
Inventor
宋敏
王斌
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Chengdu Nts Software Co ltd
Original Assignee
NTS Technology Chengdu Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NTS Technology Chengdu Co Ltd filed Critical NTS Technology Chengdu Co Ltd
Priority to CN 201010618407 priority Critical patent/CN102045278B/en
Publication of CN102045278A publication Critical patent/CN102045278A/en
Application granted granted Critical
Publication of CN102045278B publication Critical patent/CN102045278B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Landscapes

  • Digital Transmission Methods That Use Modulated Carrier Waves (AREA)

Abstract

The invention discloses a preprocessing method for a base band signal, comprising the following steps: (a) creating a computing circuit for receiving a down-conversion output signal, on an FPGA through a logical algorithm; (b) decomposing the down-conversion output signal into an in-phase component I and an orthogonal component Q; (c) processing the in-phase component I and the orthogonal component Q through the computing circuit; and eliminating amplitude phase error and DC bias of an analogue channel; (d) outputting the signal. In the method, a QMC adjusting parameter is suitable at each different work carrier frequency, under the environment of different work temperature and the like, QMC can be performed in real time; orthogonal modulation emitting local oscillation leakage and orthogonal modulation emitting mirror image leakage are both minimum; and regular work thread is not obviously influenced by QMC correction process.

Description

A kind of preprocessing method for base band signal
Technical field
The present invention relates to a kind of base band signal process technique, specifically refer to a kind of preprocessing method for base band signal.
Background technology
Signal transmits in base band, because channel transfer characteristic is undesirable, the factors such as noise jamming, cause signal skew, cause baseband signal with direct current biasing, and amplitude-phase has error, baseband signal is through processing, after being converted into the analog radio-frequency signal transmission, cause local-oscillator leakage, the deterioration that mirror image leaks.
Summary of the invention
The object of the present invention is to provide a kind of preprocessing method for base band signal, modulate by QM, obtain the relevant parameter factor of distortion, bring in QMC baseband signal is carried out preliminary treatment, reach the purpose of correcting distortion signal.
Purpose of the present invention is achieved through the following technical solutions:
A kind of preprocessing method for base band signal of the present invention comprises the following steps:
(a) pass through logical algorithm on FPGA, set up the computing circuit that receives the down-conversion output signal;
(b) the down-conversion output signal is decomposed into in-phase component I and quadrature component Q;
(c) by computing circuit, in-phase component I and quadrature component Q are processed, eliminate amplitude phase error and the direct current biasing of analog channel;
(d) output signal.
Further, the computing circuit set up of described step (a) comprises QM quadrature modulation circuit and QMC quadrature modulation correcting circuit.
Further, described step (c) comprises the following steps:
(c1) at the free timeslot of system or the appointed interval of agreement, the training sequence during software triggering FPGA transmission is built-in, training sequence length is:
Figure 110755DEST_PATH_IMAGE001
Consider according to the GSM standard, FPGA guarantees to send training sequence at the GP time slot, with the monotony frequency fc that determines to send, and 1024 sampled points of sampling, 1024 sampled points are within the cycle of the integral multiple take 2 π as the cycle;
(c2) FPGA catches the training sequence through distortion that feeds back
Figure 37254DEST_PATH_IMAGE002
, catch length and be
Figure 24801DEST_PATH_IMAGE003
FPGA catches the training sequence S(t of the distortion that feeds back), software is sampled to it, and its sampling number is the sampling number in arbitrary cycle in 1024 sampled points;
(c3) to this distortion sequence of catching
Figure 563623DEST_PATH_IMAGE002
, be handled as follows:
In formula
Figure 237367DEST_PATH_IMAGE005
Be the distortion IQ modulation I signal of base band in quadrature modulation QM model, Distortion IQ modulation Q signal for base band in quadrature modulation QM model carries out the 1/4Fs mixing to the sampled point that extracts, and after extracting 2 times, obtains the baseband I Q signal of distortion, and low-pass filtering is mainly used in leaching image signal herein;
(c4) sampled signal is carried out Fourier transform, the direct current biasing in picked up signal:
Figure 287680DEST_PATH_IMAGE007
In formula DC deviation for I passage in quadrature modulation QM model;
Figure 298416DEST_PATH_IMAGE009
Be the DC deviation of Q passage in quadrature modulation QM model, j is the imaginary symbols in plural number,
Be Reduce measurement error, select the length of sampling
Figure 198239DEST_PATH_IMAGE010
, make
Figure 577399DEST_PATH_IMAGE011
In formula, m is random natural number, Pi=π;
(c5) from
Figure 675805DEST_PATH_IMAGE005
With
Figure 604754DEST_PATH_IMAGE006
DC-offset correction in signal obtains
Figure 726293DEST_PATH_IMAGE012
With
Figure 971461DEST_PATH_IMAGE013
,
Figure 189953DEST_PATH_IMAGE014
In formula
Figure 987007DEST_PATH_IMAGE015
Be I, the normalization of Q channel amplitude error in quadrature modulation QM model,
Figure 907428DEST_PATH_IMAGE016
For supposition in quadrature modulation QM model produces additional phase error;
(c6) right Carry out Fourier transform:
Figure 701389DEST_PATH_IMAGE018
Try to achieve direct current biasing according to following formula;
(c7) right
Figure 669345DEST_PATH_IMAGE013
Signal carries out energy integral
(c8) difference following relationship
Figure 853912DEST_PATH_IMAGE020
Figure 46996DEST_PATH_IMAGE021
Try to achieve respectively
Figure 185853DEST_PATH_IMAGE022
,
Figure 316751DEST_PATH_IMAGE023
(c9) according to obtaining
Figure 894363DEST_PATH_IMAGE015
,
Figure 191221DEST_PATH_IMAGE016
,
Figure 500980DEST_PATH_IMAGE008
,
Figure 368441DEST_PATH_IMAGE009
,
Figure 234897DEST_PATH_IMAGE024
Figure 136994DEST_PATH_IMAGE025
Figure 932168DEST_PATH_IMAGE026
Figure 552506DEST_PATH_IMAGE027
According to above relational expression, try to achieve respectively the calibration model parameter, in formula DC deviation for I passage in quadrature modulation calibration model QMC;
Figure 290840DEST_PATH_IMAGE029
Be the DC deviation of Q passage in quadrature modulation calibration model QMC,
Figure 942402DEST_PATH_IMAGE030
Be I, the normalization of Q channel amplitude error in quadrature modulation calibration model QMC,
Figure 784456DEST_PATH_IMAGE031
For supposition in quadrature modulation calibration model QMC produces additional phase error.
Further, described step (d) is following calculation procedure:
Figure 992714DEST_PATH_IMAGE032
Figure 869403DEST_PATH_IMAGE033
Figure 691866DEST_PATH_IMAGE034
In formula
Figure 273413DEST_PATH_IMAGE035
With
Figure 534630DEST_PATH_IMAGE036
Be baseband I signal and Q signal through exporting after preliminary treatment, in the QMC model of FPGA, configuration multiplier and adder on FPGA are completed QMC and are proofreaied and correct, the output baseband signal with the calibration model parameter configuration of trying to achieve With
The present invention compared with prior art has following advantage and beneficial effect:
1 a kind of preprocessing method for base band signal of the present invention, in each different working carrier frequency, it is all applicable that QMC adjusts parameter, and under the different environment such as working temperature, QMC all can carry out in real time;
2 a kind of preprocessing method for base band signals of the present invention, quadrature modulation emission local-oscillator leakage and quadrature modulation transmitting mirror picture leak and minimize;
3 a kind of preprocessing method for base band signals of the present invention, the not obvious impact normal operation of QMC trimming process process.
Embodiment
The present invention is described in further detail below in conjunction with embodiment, but embodiments of the present invention are not limited to this.
Embodiment
A kind of preprocessing method for base band signal of the present invention comprises the following steps:
(a) pass through logical algorithm on FPGA, set up the QM quadrature modulation circuit and the QMC quadrature modulation correcting circuit that receive the down-conversion output signal.The FPGA type selecting can be considered according to logic scale and device cost, recommends Statix II GX and the Statix III GX series of ALTERA, perhaps the Virtex-4 SX of XILINX and Virtex-5 SX series;
(b) the down-conversion output signal is decomposed into in-phase component I and quadrature component Q;
(c1) at the free timeslot of system or the appointed interval of agreement, the training sequence during software triggering FPGA transmission is built-in, training sequence length is:
Figure 826568DEST_PATH_IMAGE001
Consider according to the GSM standard, FPGA guarantees to send training sequence at the GP time slot, with the monotony frequency fc that determines to send, and 1024 sampled points of sampling, 1024 sampled points are within the cycle of the integral multiple take 2 π as the cycle;
(c2) FPGA catches the training sequence through distortion that feeds back
Figure 140744DEST_PATH_IMAGE002
, catch length and be
Figure 726446DEST_PATH_IMAGE003
FPGA catches the training sequence S(t of the distortion that feeds back), software is sampled to it, and its sampling number is the sampling number in arbitrary cycle in 1024 sampled points;
(c3) to this distortion sequence of catching , be handled as follows:
Figure 945386DEST_PATH_IMAGE004
In formula
Figure 548406DEST_PATH_IMAGE005
Be the distortion IQ modulation I signal of base band in quadrature modulation QM model, Distortion IQ modulation Q signal for base band in quadrature modulation QM model carries out the 1/4Fs mixing to the sampled point that extracts, and after extracting 2 times, obtains the baseband I Q signal of distortion, and low-pass filtering is mainly used in leaching image signal herein;
(c4) sampled signal is carried out Fourier transform, the direct current biasing in picked up signal:
Figure 853276DEST_PATH_IMAGE007
In formula DC deviation for I passage in quadrature modulation QM model;
Figure 536378DEST_PATH_IMAGE009
Be the DC deviation of Q passage in quadrature modulation QM model, j is the imaginary symbols in plural number, is Reduce measurement error, select the length of sampling
Figure 831093DEST_PATH_IMAGE010
, make
Figure 602740DEST_PATH_IMAGE011
In formula, m is random natural number, Pi=π;
(c5) from
Figure 864963DEST_PATH_IMAGE005
With DC-offset correction in signal obtains
Figure 975319DEST_PATH_IMAGE012
With ,
In formula
Figure 418829DEST_PATH_IMAGE015
Be I, the normalization of Q channel amplitude error in quadrature modulation QM model,
Figure 688136DEST_PATH_IMAGE016
For supposition in quadrature modulation QM model produces additional phase error;
(c6) right Carry out Fourier transform:
Figure 539866DEST_PATH_IMAGE018
Try to achieve direct current biasing according to following formula;
(c7) right Signal carries out energy integral
(c8) difference following relationship
Figure 483923DEST_PATH_IMAGE020
Figure 958766DEST_PATH_IMAGE021
Try to achieve respectively
Figure 799814DEST_PATH_IMAGE022
,
Figure 43714DEST_PATH_IMAGE023
(c9) according to obtaining
Figure 813480DEST_PATH_IMAGE015
,
Figure 447724DEST_PATH_IMAGE016
, ,
Figure 190869DEST_PATH_IMAGE009
,
Figure 879339DEST_PATH_IMAGE024
Figure 682265DEST_PATH_IMAGE026
Figure 900757DEST_PATH_IMAGE027
In formula
Figure 510861DEST_PATH_IMAGE028
DC deviation for I passage in quadrature modulation calibration model QMC;
Figure 182014DEST_PATH_IMAGE029
DC deviation for Q passage in quadrature modulation calibration model QMC.
Figure 89927DEST_PATH_IMAGE030
Be I, the normalization of Q channel amplitude error in quadrature modulation calibration model QMC,
Figure 415122DEST_PATH_IMAGE031
For supposition in quadrature modulation calibration model QMC produces additional phase error., according to above relational expression, try to achieve respectively the calibration model parameter;
(d) according to following calculation procedure:
Figure 445395DEST_PATH_IMAGE037
Figure 354576DEST_PATH_IMAGE033
Figure 66180DEST_PATH_IMAGE038
In formula
Figure 993685DEST_PATH_IMAGE035
With
Figure 444127DEST_PATH_IMAGE036
Be baseband I signal and the Q signal through exporting after preliminary treatment;
In the QMC model of FPGA, configuration multiplier and adder on FPGA are completed QMC and are proofreaied and correct, the output baseband signal with the calibration model parameter configuration of trying to achieve
Figure 89872DEST_PATH_IMAGE035
With
Figure 605167DEST_PATH_IMAGE036
Operation principle of the present invention is as follows:
The DC deviation of supposing the I passage is
Figure 137911DEST_PATH_IMAGE008
The DC deviation of Q passage is , simultaneously I, Q channel amplitude error are normalized to
Figure 883506DEST_PATH_IMAGE015
, produce thus additional phase error and be assumed to
Figure 936912DEST_PATH_IMAGE016
, after considering the mismatch affects factor, the real output signal of the passage of QM modulation can be expressed as:
Figure 839009DEST_PATH_IMAGE039
Wherein:
Its matrix form is:
Figure 753056DEST_PATH_IMAGE041
In formula
Figure 344574DEST_PATH_IMAGE042
Baseband signal for final actual output.
The target of QMC calibration is namely to obtain by estimation ,
Figure 329902DEST_PATH_IMAGE016
, ,
Figure 317898DEST_PATH_IMAGE009
To base-band input signal
Figure 194587DEST_PATH_IMAGE043
With
Figure 331564DEST_PATH_IMAGE044
Carry out preliminary treatment, to eliminate amplitude phase error and the direct current biasing of analog channel.The QMC calibrating patterns as shown in the formula:
Figure 598597DEST_PATH_IMAGE045
Therefore, bring QMC precorrection model into the QM modulation pattern, can see:
Figure 859814DEST_PATH_IMAGE046
Figure 341742DEST_PATH_IMAGE047
Can see and working as
Figure 397423DEST_PATH_IMAGE048
,
Figure 151752DEST_PATH_IMAGE049
,
Figure 200349DEST_PATH_IMAGE050
Figure 786051DEST_PATH_IMAGE051
The time,
Figure 28944DEST_PATH_IMAGE052
The i.e. baseband signal of final actual output.
As mentioned above, just can realize well the present invention.

Claims (3)

1. preprocessing method for base band signal is characterized in that: comprise the following steps:
(a) pass through logical algorithm on FPGA, set up the computing circuit that receives the down-conversion output signal;
(b) the down-conversion output signal is decomposed into in-phase component I and quadrature component Q;
(c) by computing circuit, in-phase component I and quadrature component Q are processed, eliminate amplitude phase error and the direct current biasing of analog channel;
(d) output signal;
Wherein, described step (c) comprises the following steps:
(c1) at the free timeslot of system or the appointed interval of agreement, the training sequence during software triggering FPGA transmission is built-in, training sequence length is:
Figure 274203DEST_PATH_IMAGE001
Consider according to the GSM standard, FPGA guarantees to send training sequence at the GP time slot, with the monotony frequency fc that determines to send, and 1024 sampled points of sampling, 1024 sampled points are within the cycle of the integral multiple take 2 π as the cycle;
(c2) FPGA catches the training sequence through distortion that feeds back
Figure 331151DEST_PATH_IMAGE002
, catch length and be
Figure 786404DEST_PATH_IMAGE003
FPGA catches the training sequence S(t of the distortion that feeds back), software is sampled to it, and its sampling number is the sampling number in arbitrary cycle in 1024 sampled points;
(c3) to this distortion sequence of catching
Figure 561593DEST_PATH_IMAGE002
, be handled as follows:
In formula
Figure 39159DEST_PATH_IMAGE005
Be the distortion IQ modulation I signal of base band in quadrature modulation QM model,
Figure 540678DEST_PATH_IMAGE006
Distortion IQ modulation Q signal for base band in quadrature modulation QM model carries out the 1/4Fs mixing to the sampled point that extracts, and after extracting 2 times, obtains the baseband I Q signal of distortion, and low-pass filtering is mainly used in leaching image signal herein;
(c4) sampled signal is carried out Fourier transform, the direct current biasing in picked up signal:
Figure 927797DEST_PATH_IMAGE007
In formula
Figure 907386DEST_PATH_IMAGE008
DC deviation for I passage in quadrature modulation QM model;
Figure 63560DEST_PATH_IMAGE009
Be the DC deviation of Q passage in quadrature modulation QM model, j is the imaginary symbols in plural number,
Be Reduce measurement error, select the length of sampling
Figure 735981DEST_PATH_IMAGE010
, make
Figure 220183DEST_PATH_IMAGE011
Clock m is random natural number, Pi=π;
(c5) from
Figure 393676DEST_PATH_IMAGE005
With
Figure 279723DEST_PATH_IMAGE006
DC-offset correction in signal obtains
Figure 247679DEST_PATH_IMAGE012
With ,
Figure 540569DEST_PATH_IMAGE014
In formula
Figure 671336DEST_PATH_IMAGE015
Be I, the normalization of Q channel amplitude error in quadrature modulation QM model,
Figure 685559DEST_PATH_IMAGE016
For supposition in quadrature modulation QM model produces additional phase error;
(c6) right Carry out Fourier transform:
Try to achieve direct current biasing according to following formula;
(c7) right
Figure 254709DEST_PATH_IMAGE013
Signal carries out energy integral
Figure 439834DEST_PATH_IMAGE019
；
(c8) respectively according to following relationship
Figure 510558DEST_PATH_IMAGE020
Try to achieve respectively ,
(c9) according to obtaining
Figure 138882DEST_PATH_IMAGE015
, , , ,
Figure 137876DEST_PATH_IMAGE024
Figure 408451DEST_PATH_IMAGE025
Figure 832611DEST_PATH_IMAGE026
Figure 920652DEST_PATH_IMAGE027
According to above relational expression, try to achieve respectively the calibration model parameter, in formula
Figure 63052DEST_PATH_IMAGE028
DC deviation for I passage in quadrature modulation calibration model QMC;
Figure 996373DEST_PATH_IMAGE029
Be the DC deviation of Q passage in quadrature modulation calibration model QMC,
Figure 540618DEST_PATH_IMAGE030
Be I, the normalization of Q channel amplitude error in quadrature modulation calibration model QMC,
Figure 674927DEST_PATH_IMAGE031
For supposition in quadrature modulation calibration model QMC produces additional phase error.
2. a kind of preprocessing method for base band signal according to claim 1, it is characterized in that: the computing circuit that described step (a) is set up comprises QM quadrature modulation circuit and QMC quadrature modulation correcting circuit.
3. a kind of preprocessing method for base band signal according to claim 1, it is characterized in that: described step (d) is following calculation procedure:
Figure 163677DEST_PATH_IMAGE032
Figure 41634DEST_PATH_IMAGE033
Figure 565020DEST_PATH_IMAGE034
In formula
Figure 604651DEST_PATH_IMAGE035
With
Figure 846276DEST_PATH_IMAGE036
Be baseband I signal and Q signal through exporting after preliminary treatment, in the QMC model of FPGA, configuration multiplier and adder on FPGA are completed QMC and are proofreaied and correct, the output baseband signal with the calibration model parameter configuration of trying to achieve
Figure 262345DEST_PATH_IMAGE035
With
Figure 515603DEST_PATH_IMAGE036
CN 201010618407 2010-12-31 2010-12-31 Preprocessing method for base band signal Active CN102045278B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN 201010618407 CN102045278B (en) 2010-12-31 2010-12-31 Preprocessing method for base band signal

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN 201010618407 CN102045278B (en) 2010-12-31 2010-12-31 Preprocessing method for base band signal

Publications (2)

Publication Number Publication Date
CN102045278A CN102045278A (en) 2011-05-04
CN102045278B true CN102045278B (en) 2013-05-08

Family

ID=43911072

Family Applications (1)

Application Number Title Priority Date Filing Date
CN 201010618407 Active CN102045278B (en) 2010-12-31 2010-12-31 Preprocessing method for base band signal

Country Status (1)

Country Link
CN (1) CN102045278B (en)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102437983B (en) * 2011-10-27 2015-05-06 安徽省菲特科技股份有限公司 Method and device for self-correcting emitting end I/Q modulation imbalance
WO2012167555A1 (en) 2011-11-15 2012-12-13 华为技术有限公司 Method and apparatus for correcting in-phase and quadrature signals
CN103701755B (en) * 2014-01-09 2017-02-08 上海创远仪器技术股份有限公司 Method for estimating IQ imbalance in communication system
CN105471789B (en) * 2014-09-05 2018-10-26 上海华虹集成电路有限责任公司 Demodulator circuit
CN105242242B (en) * 2015-08-27 2017-12-19 西安空间无线电技术研究所 A kind of super large bandwidth signal pre-distortion compensated method based on parameter fitting
CN107589325B (en) * 2017-09-12 2020-07-03 中国电子科技集团公司第四十一研究所 Multi-carrier signal generating device and method

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
WCDMA中LMS自适应天线阵的硬件实现;邢明等;《微计算机信息》;20051231;第21卷(第10-2期);127-128 *
邢明等.WCDMA中LMS自适应天线阵的硬件实现.《微计算机信息》.2005,第21卷(第10-2期),127-128.

Also Published As

Publication number Publication date
CN102045278A (en) 2011-05-04

Similar Documents

Publication Publication Date Title
CN102045278B (en) Preprocessing method for base band signal
CN106664108B (en) The method and apparatus for eliminating Intermodulation Interference
US9413473B2 (en) System, method and computer storage medium for calibrating RF transceiver
WO2016106719A1 (en) Signal clipping processing method and apparatus
CN109617631A (en) Reconnaissance system adaptive reception method based on the measurement of digital channelizing instantaneous parameters
US11356065B2 (en) System and method of baseband linearization for a class G radiofrequency power amplifier
CN104380610B (en) There is group delay and the signal receiver of amplitude distortion compensation
CN101489153A (en) Monitoring apparatus and method for satellite forwarding device interference signal
US20090290631A1 (en) Methods and apparatus for reducing modulation signal bandwidth in polar modulation transmitters
CN106788872A (en) Guiding radio frequency interference equipment
Kelly et al. Direct error-searching SPSA-based model extraction for digital predistortion of RF power amplifiers
US10666307B2 (en) Compact model nonlinear compensation of bandlimited receiver systems
Zhang et al. A band-divided memory polynomial for wideband digital predistortion with limited bandwidth feedback
US9912357B1 (en) Digital polar transmitter having a digital front end
US9991915B2 (en) Predistortion system and method using a predistortion function
CN202837534U (en) Distributed receiver and external active calibration device using same
US20150055731A1 (en) Digital Transmitter With Sample Rate Digital Predistortion
EP1251667A2 (en) Predistortion for use with amplifiers which have hyperbolic tangent distortion
CN216670260U (en) SAR interference simulator
CN102904846B (en) A kind of digital pre-distortion processing method adapting to fast changed signal
CN109525332A (en) A kind of corrector of adaptive quadrature modulator and its leakage bearing calibration
CN109995460A (en) Shield device, signal shielding method, equipment and medium
Lee et al. Adaptive HPA linearization technique for practical ATSC DTV system
US20200169277A1 (en) Digital pre-distortion technique for a circuit arrangement with a power amplifier
KR102005096B1 (en) Digital Radio Frequency Memory Using Amplitude Sampling

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C53 Correction of patent of invention or patent application
CB02 Change of applicant information

Address after: 610000, Sichuan Chengdu hi tech Zone Tianfu road hi tech incubator park information security base 3 and 4 floor

Applicant after: Chengdu NTS Technology Co., Ltd.

Address before: 610000, Sichuan Chengdu hi tech Zone Tianfu road hi tech incubator park information security base 3 and 4 floor

Applicant before: NTS Technology (Chengdu) Co., Ltd.

COR Change of bibliographic data

Free format text: CORRECT: APPLICANT; FROM: NTS TECHNOLOGY (CHENGDU) CO., LTD. TO: CHENGDU NTS TECHNOLOGY CO., LTD.

C14 Grant of patent or utility model
GR01 Patent grant
TR01 Transfer of patent right

Effective date of registration: 20220607

Address after: 610000 building 6, high tech Incubation Park, north section of Tianfu Avenue, high tech Zone, Chengdu, Sichuan

Patentee after: CHENGDU NTS SOFTWARE CO.,LTD.

Address before: 610000, Sichuan Chengdu hi tech Zone Tianfu road hi tech incubator park information security base 3 and 4 floor

Patentee before: CHENGDU NTS TECHNOLOGY Co.,Ltd.

TR01 Transfer of patent right