CN1019707B - Shift unit capable of completing any bit shift in single cycle - Google Patents
Shift unit capable of completing any bit shift in single cycleInfo
- Publication number
- CN1019707B CN1019707B CN 91103198 CN91103198A CN1019707B CN 1019707 B CN1019707 B CN 1019707B CN 91103198 CN91103198 CN 91103198 CN 91103198 A CN91103198 A CN 91103198A CN 1019707 B CN1019707 B CN 1019707B
- Authority
- CN
- China
- Prior art keywords
- data
- gating component
- shifting part
- bit
- carried out
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 238000006073 displacement reaction Methods 0.000 claims description 29
- 230000000295 complement effect Effects 0.000 claims description 9
- 230000005540 biological transmission Effects 0.000 description 6
- 238000010586 diagram Methods 0.000 description 6
Images
Landscapes
- Executing Machine-Instructions (AREA)
Abstract
Along with the rapid development of computer technology, some high requirements are put forward for computer components. The traditional shift register can only complete movement operation of one bit in each clock cycle, which limits the further development of the computer technology. The present invention provides a shift component for overcoming the limitation which can carry out shift operation of any bit on data in a single cycle.
Description
The present invention relates to a kind of shifting part that is used for computing machine or other data processing equipment, more particularly, the present invention relates to a kind of can in the monocycle, finishing data are carried out the shift register that any bit shift is operated.
The function of mobile data is one of requirement the most basic in the data handling system in register.Mobile data can be finished many work, for example finishes serial parallel data-switching or parallel series data-switching or the like.
Fig. 1 has represented a kind of synoptic diagram of shift register of the prior art.This shift register is made of eight triggers, can carry out eight bit data (Z
0, Z
1... Z
7) unidirectional circulation post the position.As can be seen from the figure, the D of each trigger end is as the input end of serial data, and Q holds as output terminal, and eight triggers connect successively.The CLK end of all triggers all is connected with a clock signal.As a result, when each time clock arrived, the state of each trigger just changed, and becomes the state of a trigger on its left side.Certainly, change, can also constitute the shift register that to finish complicated shift function, but all to be each time clock arrive just can carry out one shifting function for they if the basic displacement register among Fig. 1 is carried out some.
The purpose of this invention is to provide a kind of can finishing in the monocycle data are carried out the shifting part that any bit shift is operated, in order to finish this purpose, this shifting part comprises a plurality of gating components, and the number of gating component equals the figure place of data to be shifted; Each gating component has a carry-out bit, and this carry-out bit is corresponding with a certain position in the data to be shifted; Each gating component has a plurality of inputs position, and the figure place of this input position is corresponding with the figure place of data to be shifted, and each of data to be shifted is all corresponding with the corresponding positions of the input position of each gating component respectively; Above-mentioned shifting part also comprises a decoding unit, it deciphers the signal of relevant displacement in the computer instruction, thereby produce the displacement control signal of each gating component, described displacement control signal is connected with the signal input end of described gating component, under the control of this signal, shifting part can be treated shifted data and carry out the shifting function of position arbitrarily.
Be to brief description of drawings below:
Fig. 1 is a kind of basic shift register of the prior art;
Fig. 2 is the synoptic diagram of data to be shifted;
Fig. 3 a～Fig. 3 k is the explanation to various forms of shift result;
Fig. 4 is the synoptic diagram of the expression principle of the invention;
Fig. 5 be shifting part of the present invention the schematic diagram of a gating component;
Fig. 6 is the synoptic diagram of an embodiment of shifting part of the present invention.
With reference to the accompanying drawings, an embodiment to shifting part of the present invention describes.It should be noted that, though provided a specific embodiment in this manual, also provided simultaneously structure shown in the drawings, but one of ordinary skill in the art can be retrofited according to disclosed design fully, thereby produces the structure and parameter that is different from present embodiment.For example, present embodiment explanation be one eight bit shift parts, but according to its design, people can make sixteen bit, 32 or the shifting part of multidigit more, therefore, the protection domain of patent of the present invention should be determined by claims of the present invention.
What shifting part of the prior art adopted is the mechanism that serial triggers displacement, and the single clock cycle that the present invention proposes finishes and moves arbitrarily that the basic thought of the multi-bit shifter of position is the mode that adopts data strobe.
Fig. 1 has represented an eight bit data to be shifted, and each is marked respectively and makes Z
7, Z
6Z
5, Z
4, Z
3, Z
2, Z
1, Z.The mode of shifting function can be done following division, and (be the shifting processing device for former representation data, for complement code and radix-minus-one complement, the room after its displacement is filled concrete mode and is narrated different here herein.Because a principle of specification here is so only be that example is enough with the true form.）：
Fill out " O " displacement: on the room that stays after the displacement, fill " O ".
Ring shift: regard data as an end to end data ring and carry out shifting function, promptly fill with the adjacent data that shift out in the room that stays behind the mobile data.
Above mode also comprises following situation:
Arithmetic shift: have the displacement of sign bit.Promptly only is-not symbol position is operated when displacement, and sign bit remains unchanged, general two of high order ends are defined as sign bit.
Logical shift: the not displacement of tape symbol position, whole data are all participated in shifting function.
Corresponding above-mentioned every kind of displacement mode moves to left respectively again and moves to right two kinds of operations.In addition, shift unit also should have normal transmission, radix-minus-one complement transmission and Protection Counter Functions.
Fig. 3 a to Fig. 3 r is that data shown in Fig. 2 move result after one by above-mentioned displacement mode respectively, and wherein Fig. 3 a has represented to fill out " O " logical shift left; Fig. 3 b has represented to fill out " O " logical shift right; Fig. 3 c has represented to fill out " O " arithmetic shift left; Fig. 3 d has represented to fill out " O " arithmetic shift right; Fig. 3 e has represented that circle logic moves to left; Fig. 3 f has represented that circle logic moves to right; Fig. 3 g has represented the circulation arithmetic shift left; Fig. 3 h has represented the circulation arithmetic shift right; Fig. 3 i has represented normal transmission; Fig. 3 j has represented the radix-minus-one complement transmission; Fig. 3 k has represented clear operation.
Data before result after the displacement shown in relatively above each figure and the displacement as can be seen, each bit data of displacement back gained is just at Z
7To Z
0And the result who selects between " O " these several data, this point is an important foundation of the present invention.
In order to carry out simple clear and definite explanation, below with Z
nThis bit data is that example describes, and n wherein can be 0,1,2 ... 7.
Fig. 4 is to Z
nThe explanation that is shifted, as shown in the figure, this bit data has a gating component, its output Z
OsnExpression displacement output, its input can have Z
N+1, Z
n, Z
N-1, Z
NBWhen carrying out shift left operation, make Z
Osn=Z
N-1; When carrying out right-shift operation, make Z
Osn=Z
N+1; During normal transmission, make Z
Osn=Z
n; During the radix-minus-one complement transmission, make Z
Osn=Z
NB
According to above principle, just can deduce out the schematic diagram of a data displacement gating component in the shifting part of the present invention shown in Figure 5.This gating component has an output terminal Z
OsnWith 7 input end Z
0To Z
7The instruction that computing machine sends is after a decoding unit decoding, and the control signal that forms gating component is sent into gating component.Instruction described herein is distinctive a kind of long instruction of MISC system computing machine or very long instruction word (VLIW), and the shifting function instruction only accounts for the part in this very long instruction word (VLIW), and according to the information of displacement mode that comprises in the instruction and displacement figure place, control signal is at Z
0To Z
7In send a signal, deliver to Z
OsnOutput terminal.For eight bit shift register, as long as make eight so gating components, just they are combined the shifting part that can constitute any displacement of monocycle.
Fig. 6 has provided one eight bit shift parts, and it is to be made of eight gating components shown in Figure 5, and each gating component all is made up of gate circuit.
Be that example describes now with the gating component among Fig. 61.Z in the gating component 1
0To Z
7Be eight data to be shifted of input, Z
Os1～8 is the output signal after the displacement.FFF is the radix-minus-one complement output signal, when it is 1(or 0) time, former shift result then exported; When it is 0(or 1) time, output shift result radix-minus-one complement.CLE is a reset signal, when it is 1(or 0) time, be output as 0; When it is 0(or 1) time, the output shift result.C among Fig. 6
(190)To C
(197)Be the displacement control signal of first gating component, the Cij(i among Fig. 6 is the numbering of gating component, j equals 0,1,2 ... 7) be the displacement control signal of each gating component, they obtain after instruction is deciphered.Because decoding is general technology, so do not add narration at this.According to Fig. 6 as can be seen, every
The output terminal Z of individual gating component
OS1～8 can select to obtain Z simultaneously according to the control of gating control signal a clock cycle
0To Z
7In any signal, thereby realized the monocycle shifting function of position arbitrarily.
Shifting part of the present invention can be parts that are used for computer system, but it has relative independence again, can constitute independently to move device, thereby is used for various environment and occasion.
Claims (8)
1, a kind of shifting part that data is carried out any displacement operation of finishing in the monocycle is characterized in that described shifting part comprises a plurality of gating components, and the number of gating component equals the figure place of data to be shifted; Each gating component has a carry-out bit, and this carry-out bit is corresponding with a certain position in the data to be shifted; Each gating component has a plurality of inputs position, and the figure place of this input position is corresponding with the figure place of data to be shifted, and each of data to be shifted is all corresponding with the corresponding positions of the input position of each gating component respectively; Above-mentioned shifting part also comprises a decoding unit, it deciphers the signal section of relevant displacement in the computer instruction, thereby produce the displacement control signal of each gating component, described displacement control signal is connected with the signal input end of described gating component, under the control of this signal, shifting part can be treated shifted data and carry out the shifting function of position arbitrarily
2, the shifting part that data is carried out any bit shift operation of finishing in the monocycle as claimed in claim 1 is characterized in that the number of described gating component equals eight, so that eight bit data is carried out the shifting function of position arbitrarily.
3, the shifting part that data is carried out any bit shift operation of finishing in the monocycle as claimed in claim 1 is characterized in that the number of described gating component equals 16, so that the sixteen bit data are carried out the shifting function of position arbitrarily.
4, the shifting part that data is carried out any bit shift operation of finishing in the monocycle as claimed in claim 1 is characterized in that the number of described gating component equals 32, so that 32 bit data are carried out the shifting function of position arbitrarily.
5, finishing in the monocycle described in the claim 2,3,4 any carried out the shifting part that any bit shift is operated to data, it is characterized in that the shifting part more than or equal to two is combined, and forms the more shifting part of multidigit.
6, the shifting part that data is carried out any bit shift operation of finishing in the monocycle as claimed in claim 1 is characterized in that each gating component is to be combined by gate circuit.
7, the shifting part that data is carried out any bit shift operation of in the monocycle, finishing as claimed in claim 1, it is characterized in that comprising a radix-minus-one complement control signal in the control signal of described gating component, when it is first state, the true form of gating component output shift result; When it is second state, the radix-minus-one complement of gating component output shift result.
8, the shifting part that data is carried out the operation of any bit shift of finishing in the monocycle as claimed in claim 1 is characterized in that comprising a reset signal in the control signal of described gating component, and when it was first state, gating component was output as zero; When it is second state, the result of gating component output displacement.
Priority Applications (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 91103198 CN1019707B (en) | 1991-05-17 | 1991-05-17 | Shift unit capable of completing any bit shift in single cycle |
| US07/882,295 US5404555A (en) | 1991-05-17 | 1992-05-13 | Macro instruction set computer architecture |
| EP9292108227A EP0513811A3 (en) | 1991-05-17 | 1992-05-15 | A macro instruction set computer architecture |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 91103198 CN1019707B (en) | 1991-05-17 | 1991-05-17 | Shift unit capable of completing any bit shift in single cycle |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN1055833A CN1055833A (en) | 1991-10-30 |
| CN1019707B true CN1019707B (en) | 1992-12-30 |
Family
ID=4905957
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN 91103198 Expired CN1019707B (en) | 1991-05-17 | 1991-05-17 | Shift unit capable of completing any bit shift in single cycle |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN1019707B (en) |
-
1991
- 1991-05-17 CN CN 91103198 patent/CN1019707B/en not_active Expired
Also Published As
| Publication number | Publication date |
|---|---|
| CN1055833A (en) | 1991-10-30 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4141005A (en) | Data format converting apparatus for use in a digital data processor | |
| US4592005A (en) | Masked arithmetic logic unit | |
| US4085447A (en) | Right justified mask transfer apparatus | |
| US4037213A (en) | Data processor using a four section instruction format for control of multi-operation functions by a single instruction | |
| US4383304A (en) | Programmable bit shift circuit | |
| EP0368826A2 (en) | Data processing circuit | |
| US3818203A (en) | Matrix shifter | |
| CN1185606A (en) | Single Instruction Multiple Data Correction Circuit for Arithmetic/Shift Operations | |
| JPH03100725A (en) | Incremental/decremental device circuit of carry chain | |
| JPH0769782B2 (en) | Microprogrammable 32-bit cascadable bit slice | |
| US3949365A (en) | Information input device | |
| US3239816A (en) | Computer indexing system | |
| EP0467524A2 (en) | Lookahead adder | |
| CN1019707B (en) | Shift unit capable of completing any bit shift in single cycle | |
| EP0332845A2 (en) | Dual look ahead mask generator | |
| US4242675A (en) | Display and keyboard scanning for electronic calculation or the like | |
| US6012077A (en) | Method and apparatus for indicating overflow status of bit-variable data employing pipelining adder | |
| US2998192A (en) | Computer register | |
| US6675182B1 (en) | Method and apparatus for performing rotate operations using cascaded multiplexers | |
| CN1180427A (en) | System for performing arithmetic operations with single or double precision | |
| SU1444760A1 (en) | Device for squaring a sequential series of numbers | |
| RU2054709C1 (en) | Device for multiplication of numbers represented in position code | |
| Varshavsky et al. | Hardware support for discrete event coordination | |
| GB1565460A (en) | Fibonacci code adders | |
| US3207888A (en) | Electronic circuit for complementing binary coded decimal numbers |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C06 | Publication | ||
| PB01 | Publication | ||
| C13 | Decision | ||
| GR02 | Examined patent application | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| C53 | Correction of patent for invention or patent application | ||
| COR | Change of bibliographic data |
Free format text: CORRECT: PATENTEE; FROM: 100035 BEIJING CITY DAXING COUNTY DUOSI SOFTWARE CO., LTD. TO: BEIJING NANSIDA TECHNOLOGY DEVELOPMENT CO., LTD. |
|
| CP03 | Change of name, title or address |
Address after: 100044, room 801, block B, building 54, white marble Road, Haidian District, Beijing Patentee after: Nansi Science and Technology Development Co., Ltd., Beijing Address before: 100034 Beijing city Xicheng District West Fourth North 3 ten Patentee before: Duosi Software Co., Ltd., Daxing County, Beijing |
|
| C15 | Extension of patent right duration from 15 to 20 years for appl. with date before 31.12.1992 and still valid on 11.12.2001 (patent law change 1993) | ||
| OR01 | Other related matters | ||
| ASS | Succession or assignment of patent right |
Owner name: BEIJING DUOSI TECHNOLOGY INDUSTRIAL PARK CO., LTD Free format text: FORMER OWNER: BEIJING NANSIDA TECHNOLOGY DEVELOPMENT CO., LTD. Effective date: 20071019 |
|
| C41 | Transfer of patent application or patent right or utility model | ||
| TR01 | Transfer of patent right |
Effective date of registration: 20071019 Address after: 100091, No. three, building 189, new complex building, maintenance group 3, red pass, Haidian District, Beijing Patentee after: Duosi Science & Technology Industry Field Co., Ltd., Beijing Address before: 100044, room 801, block B, building 54, white marble Road, Haidian District, Beijing Patentee before: Nansi Science and Technology Development Co., Ltd., Beijing |
|
| C17 | Cessation of patent right | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 19930811 |