CN101872213A - Design method of modular server motherboard based on QPI link architecture - Google Patents

Design method of modular server motherboard based on QPI link architecture Download PDF

Info

Publication number
CN101872213A
CN101872213A CN 201010149525 CN201010149525A CN101872213A CN 101872213 A CN101872213 A CN 101872213A CN 201010149525 CN201010149525 CN 201010149525 CN 201010149525 A CN201010149525 A CN 201010149525A CN 101872213 A CN101872213 A CN 101872213A
Authority
CN
China
Prior art keywords
board
qpi
cpu
link architecture
server
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN 201010149525
Other languages
Chinese (zh)
Inventor
张进
刘洪梅
平原
姚萃南
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Inspur Electronic Information Industry Co Ltd
Original Assignee
Langchao Electronic Information Industry Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Langchao Electronic Information Industry Co Ltd filed Critical Langchao Electronic Information Industry Co Ltd
Priority to CN 201010149525 priority Critical patent/CN101872213A/en
Publication of CN101872213A publication Critical patent/CN101872213A/en
Pending legal-status Critical Current

Links

Images

Abstract

The invention provides a design method of a modular server motherboard based on a QPI link architecture. In the method, the QPI link architecture is introduced into the design of the server motherboard, processors and the processors and a Northbridge OH are linked through QPI high-speed buses, the server motherboard is divided in a modular way into a CPU board and an IO bottom board, wherein the CPU board comprises a memory slot or an interface providing a memory board sub-module and serves as a calculation sub-module assembly, and the IO bottom board is important FW firmware of data channels linking the CPU and external equipment, power distribution and onboard systems.

Description

A kind of combined type server master board method for designing based on the QPI link architecture
Technical field
The present invention relates to MP server (2-8 road) design field, a kind of combined type server master board method for designing of specific implementation based on the QPI link architecture.
Background technology
In traditional server master board design, mainboard includes CPU, internal memory, chipset, expansion slot and important FW and IO control chip unit.Under the promotion of modularization idea, the internal memory module at first is divided into the memory board module and is occurred on part server.After the QPI framework was introduced in MP server design field, the 2-8 road can have been carried out local whole even fusions design technically, forms product transboundary,
Summary of the invention
The purpose of this invention is to provide a kind of motherboard design method based on the QPI link architecture.
The objective of the invention is to realize in the following manner, the QPI link architecture is incorporated in the server master board design, server master board is adopted modular division, the mainboard of server is divided into CPU board and IO base plate, realizing linking by the QPI high-speed bus between the processor, between processor and the north bridge OH, wherein:
CPU board comprises memory bank or the interface of memory board submodule is provided, and becomes the calculating sub module assembly;
The IO base plate is the important FW firmware of data channel, power distribution and plate loading system of link CPU and external unit.
The invention has the beneficial effects as follows: method of the present invention is at the technical formed product transboundary in local whole even fusions design back that carries out of MP server (2-8 road), can allow the user buy the work that a two-way MP product substitutes low before configuration 4 road MP products with lower cost, necessary if any upgrading, can be at any time be upgraded to 4 tunnel 8 road MP servers even with the mode of expansion module.Avoided purchasing new server once more, reduced space for its deployment, handling cost and purchase cost and risen, other technologies such as combined with virtualization more can realize work such as headachy system applies migration.
Description of drawings
Fig. 1 is traditional MP motherboard design structural representation;
Fig. 2 is the modular design structural representation based on the combined type server master board;
Fig. 3 is a kind of embodiment synoptic diagram of combined type server master board.
Embodiment
Explain below with reference to Figure of description method for designing of the present invention being done.
Mainboard module design philosophy based on the QPI link architecture, on up-to-date server product chipset platform (as Boxboro-EX), the QPI link architecture is introduced in the server design field, linking all between the processor, between processor and the north bridge (IOH) finished based on the QPI high-speed bus, and develop the situation that connector develops from industry, be applicable to that the connector that QPI connects at a high speed is full-fledged, for this realization that designs provides technical guarantee.
Also can be referred to as the mainboard of big modular design based on the mainboard of QPI link architecture, on the basis that traditional modular is divided, the mainboard of server is divided into CPU board and IO base plate once more.
The CPU board that designs under the motherboard design thought based on the QPI link architecture can comprise the interface that memory bank also can provide the memory board submodule, becomes the calculating sub module assembly.
Be to link data channel, power distribution and the important firmwares such as FW of plate loading system of a CPU and an external unit based on the IO base plate major function of this thought design.
Except that the described technical characterictic of instructions, be the known technology of those skilled in the art.

Claims (1)

1. combined type server master board method for designing based on the QPI link architecture, it is characterized in that, be that the QPI link architecture is incorporated in the server master board design, server master board is adopted modular division, the mainboard of server is divided into CPU board and IO base plate, realizing linking by the QPI high-speed bus between the processor, between processor and the north bridge OH, wherein:
CPU board comprises memory bank or the interface of memory board submodule is provided, and becomes the calculating sub module assembly;
The IO base plate is the important FW firmware of data channel, power distribution and plate loading system of link CPU and external unit.
CN 201010149525 2010-04-19 2010-04-19 Design method of modular server motherboard based on QPI link architecture Pending CN101872213A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN 201010149525 CN101872213A (en) 2010-04-19 2010-04-19 Design method of modular server motherboard based on QPI link architecture

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN 201010149525 CN101872213A (en) 2010-04-19 2010-04-19 Design method of modular server motherboard based on QPI link architecture

Publications (1)

Publication Number Publication Date
CN101872213A true CN101872213A (en) 2010-10-27

Family

ID=42997125

Family Applications (1)

Application Number Title Priority Date Filing Date
CN 201010149525 Pending CN101872213A (en) 2010-04-19 2010-04-19 Design method of modular server motherboard based on QPI link architecture

Country Status (1)

Country Link
CN (1) CN101872213A (en)

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2015043181A1 (en) * 2013-09-25 2015-04-02 华为技术有限公司 Memory extension system and method
TWI480741B (en) * 2012-12-12 2015-04-11 Inventec Corp A sever motherboard
US9189245B2 (en) 2012-11-30 2015-11-17 Inventec (Pudong) Technology Corporation Motherboard in a server
US9384085B2 (en) 2011-09-05 2016-07-05 Huawei Technologies Co., Ltd. Method, device, and system for monitoring quickpath interconnect link
CN111752880A (en) * 2020-05-28 2020-10-09 苏州浪潮智能科技有限公司 Modularized CPU board card structure of server

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1901530A (en) * 2005-07-24 2007-01-24 华为技术有限公司 Server system
US20090249050A1 (en) * 2008-03-27 2009-10-01 Datta Sham M System and method for establishing a trust domain on a computer platform

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1901530A (en) * 2005-07-24 2007-01-24 华为技术有限公司 Server system
US20090249050A1 (en) * 2008-03-27 2009-10-01 Datta Sham M System and method for establishing a trust domain on a computer platform

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
《An introduction to the Intel QuickPath Interconnect》 20090131 Intel An introduction to the Intel QuickPath Interconnect 1-22 1 , 1 *

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9384085B2 (en) 2011-09-05 2016-07-05 Huawei Technologies Co., Ltd. Method, device, and system for monitoring quickpath interconnect link
US9189245B2 (en) 2012-11-30 2015-11-17 Inventec (Pudong) Technology Corporation Motherboard in a server
TWI480741B (en) * 2012-12-12 2015-04-11 Inventec Corp A sever motherboard
WO2015043181A1 (en) * 2013-09-25 2015-04-02 华为技术有限公司 Memory extension system and method
US9811497B2 (en) 2013-09-25 2017-11-07 Huawei Technologies Co., Ltd. Memory extension system and method
CN111752880A (en) * 2020-05-28 2020-10-09 苏州浪潮智能科技有限公司 Modularized CPU board card structure of server

Similar Documents

Publication Publication Date Title
CN103488436B (en) Memory extending system and memory extending method
CN101872213A (en) Design method of modular server motherboard based on QPI link architecture
KR101260325B1 (en) Method and apparatus of i/o(input/output) control for computer using vpx bus standard and fpga ip core
US7877720B2 (en) Method and tool for designing electronic circuits on a printed circuit board
CN204028898U (en) The server of a kind of hard disk, any mixed insertion of compatible multiple solid state hard disc
US20110066992A1 (en) Hardware Description Language (HDL) Generation Systems and Methods For Custom Circuit Boards
CN102708034A (en) Computer remote and local monitoring system based on CPU (central processing unit) with serial port function
KR20110023836A (en) Computer including a carrier board and methods of assembly
CN112162771A (en) Online updating system and method for server firmware based on domestic processor
CN104360860B (en) A kind of domestic autonomous embedded computer system and its video driver method
US10037284B2 (en) Bridging and integrating devices across processing systems
US20170309570A1 (en) Reconfigurable repeater system
US10606786B2 (en) Upgradable vehicular computing methods and apparatuses
CN106681957A (en) Distributed modularization avionic core processing platform architecture
CN103577200A (en) Server updating method
CN102831736B (en) System-changeable modulation mobile payment terminal system
CN114579500A (en) System, middleware and method for high speed data communication
US7689728B2 (en) Method and apparatus for describing ACPI machine language in computer having multibridge PCI structure, and program thereof
CN202472486U (en) Combined mainboard for extending multibus through DDR3 slot
CN115718529A (en) Reinforced computer mainboard system based on loongson CPU COME module
CN114537422A (en) Hardware architecture for automatic driving and execution method thereof
CN102932645A (en) Circuit structure integrating graphic processor and video codec
US20070040839A1 (en) Motherboard and computer system with multiple integrated graphics processors and related method
CN100421049C (en) System main board with extensibility and variability
CN101819535A (en) Method for compiling raid card driver in tobo linux 7.01 system

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C02 Deemed withdrawal of patent application after publication (patent law 2001)
WD01 Invention patent application deemed withdrawn after publication

Open date: 20101027