CN101788601A - Signal detector and detection method thereof - Google Patents
Signal detector and detection method thereof Download PDFInfo
- Publication number
- CN101788601A CN101788601A CN200910000958A CN200910000958A CN101788601A CN 101788601 A CN101788601 A CN 101788601A CN 200910000958 A CN200910000958 A CN 200910000958A CN 200910000958 A CN200910000958 A CN 200910000958A CN 101788601 A CN101788601 A CN 101788601A
- Authority
- CN
- China
- Prior art keywords
- signal
- module
- zero point
- voltage
- signal detector
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Landscapes
- Measuring Frequencies, Analyzing Spectra (AREA)
Abstract
The invention discloses a signal detector and a detection method thereof used in a voltage signal detection environment. By means of the digital signal converted by an input low-voltage square-wave signal, an input low-voltage full-wave or half-wave signal and/or a commercial AC signal, the signal detector and the method thereof can judge the voltage level and/or frequency and/or zero point and/or phase and abnormality of the input low-voltage full-wave or half-wave signal and/or the commercial AC signal and can output an interrupt signal for subsequent processing.
Description
Technical field
The present invention relates to signal detecting, relate in particular to and a kind ofly be applied to detect in the voltage signal environment, can judge the voltage level of the signal of being imported and/or frequency and/or zero point and/or phase place and whether be unusual, and exportable interruption signal is for the signal detector and the method for detecting thereof of subsequent treatment.
Background technology
Voltage detection circuit of the prior art contains analog-to-digital conversion circuit, timer and microcontroller MCU (Multipoint Control Unit) firmware.When the detecting voltage signal, for example, whether city's electric signal is for just often, at first, in the voltage detection circuit framework, to constantly utilize analog-to-digital conversion circuit to voltage signal, for example, the city's electric signal after decay and the full-wave rectification, do sampling/switching motion, accurate with the position of monitoring out this voltage signal.Then, to this voltage signal of every half cycle, carry out sampling/switching motion of at least 16 times; And with the positive and negative edge of a square-wave signal (for example, being the square-wave signal of the mains frequency) start signal as each half cycle, at this, for example, this voltage signal time of every half cycle is wide to be 8.33ms (civil power of 60Hz) or 10ms (civil power of 50Hz).Then, the track of this voltage signal then is considered as electric voltage exception as if the continuous default upper and lower limit that exceeds.And then the not right timer that utilizes is done conversion to this square-wave signal, to learn the frequency of this voltage signal (for example, the city's electric signal after decay and the full-wave rectification).At last, if the frequency of this voltage signal if continuous default upper and lower limit (for example, the 50Hz ± 3Hz), then be considered as frequency anomaly that exceeds.
Yet, in the voltage detection circuit structure in the prior art, be because analog-to-digital conversion circuit is the shortcoming of traditional circuit of the detecting voltage of non-integrated circuit pattern, the degree of stability of circuit is not high, be subject to the external environment factor, for example, the influence of operating temperature, and, because non-is the integrated circuit pattern, thereby, can't integrate with other integrated circuit, can't reach the purpose of system combination, cause its application to be restricted.
So, for voltage detection circuit, if can be with the integrated circuit pattern, and can detect voltage signal and judge voltage level (for example, the 110V/220V civil power) and/or whether frequency (60Hz or 50Hz civil power) and/or zero point and/or phase place are unusual, exportable interruption signal is for subsequent treatment, and improve the degree of stability of circuit and be not subject to external factor and influence, and can integrate with other integrated circuit, and reach the purpose of system combination, be problem to be solved.
Summary of the invention
Fundamental purpose of the present invention is to provide a kind of signal detector and method for detecting thereof, be applied to detect in the voltage signal environment, signal converter of the present invention is the pattern of integrated circuit, signal detector of the present invention and method thereof are by the low pressure square-wave signal of being imported, and the digital signal that is converted by the low pressure all-wave of being imported or half-wave signal and/or civil power AC signal, and can judge the low pressure all-wave imported or voltage level and/or frequency and/or the zero point and/or the phase place of half-wave signal and/or civil power AC signal, and whether be unusual, and exportable interruption signal is for subsequent treatment.
Another purpose of the present invention is to provide a kind of signal detector and method for detecting thereof, is applied to detect in the voltage signal environment, and this signal converter is the pattern of integrated circuit, can integrate with other integrated circuit, and then improve the degree of integration of system.
A further object of the present invention is to provide a kind of signal detector and method for detecting thereof, is applied to detect in the voltage signal environment, this signal detector can be integrated among the microcontroller MCU.
According to above-described purpose, the invention provides a kind of signal detector of integrated circuit pattern that is, can integrate with other integrated circuit, for example, this signal detector can be integrated among the microcontroller MCU, and then improve the degree of integration of system.This signal detector comprises analog-to-digital conversion circuit ADC module, voltage detection module, zero point module, frequency detection module and buffer module, at this, analog-to-digital conversion circuit ADC module and/or voltage detection module and/or zero point module and/or frequency detection module and/or buffer module be integrated circuit modules.
Analog-to-digital conversion circuit ADC module is with low pressure all-wave or half-wave signal and/or the civil power AC signal imported, converted to digital signal and judged voltage level for voltage detection module, at this, this low pressure all-wave or half-wave signal and/or civil power AC signal can be the low pressure signal of any pattern, and are not limited to particular type, for purposes of illustration, at this, this low pressure signal can be, for example, signal for the civil power (voltage is 110V/220V, and frequency is 50Hz or 60Hz) after decay.
The low pressure square-wave signal is inputed to the module at zero point, module will produce the zero point controlling signal and use for voltage detection module and frequency detection module at zero point, at this, this low pressure square-wave signal can be the low pressure signal of any pattern, and is not limited to particular type, for purposes of illustration, at this, this low pressure square-wave signal can be, for example, with after decaying or without high pressure signal (for example, the civil power) square wave that frequency is identical of decaying; The high levels of this low pressure square-wave signal is the positive half cycle of high pressure signal, and the low level criterion of this low pressure square-wave signal is a high pressure signal negative half period, and the rising edge/drop edge of this low pressure square-wave signal is the time at zero (zero point) for the high pressure signal voltage.
Voltage detection module is according to by zero point, module was come zero point controlling signal and the digital signal that come by analog-to-digital conversion circuit ADC module, and can judge whether low pressure all-wave that signal detector imports or half-wave signal and/or civil power AC signal are unusual, and the result who judges can be exported and is stored in buffer module.
Frequency detection module is according to the controlling signal at zero point by zero point, module was come, and can judge the low pressure all-wave that signal detector imports or frequency and/or the zero point and/or the phase place of half-wave signal and/or civil power AC signal, and the result who judges can be exported and is stored in buffer module.
The buffer module storage comes variable parameter value by voltage detection module and/or by frequency detection module, in order to can change the setting of signal detector at any time, if the judged result of being come by voltage detection module is an electric voltage exception, and/or, if the judged result of being come by frequency detection module is a frequency anomaly, then buffer module will be imported and interrupt the external module of signal to signal detector, for example, central processor CPU is to allow external module carry out subsequent treatment.
When utilizing this signal detector to carry out its method, at first, carry out the signal input action; Low pressure all-wave or half-wave signal and/or civil power AC signal are inputed to analog-to-digital conversion circuit ADC module, analog-to-digital conversion circuit ADC module converts low pressure all-wave or half-wave signal and/or civil power AC signal to digital signal and is exported, judge the use of voltage level for voltage detection module, at this, this low pressure all-wave or half-wave signal and/or civil power AC signal can be the low pressure signal of any pattern, and be not limited to particular type, for purposes of illustration, at this, this low pressure signal can be, for example, be the signal of civil power (voltage is 110V/220V, and frequency is 50Hz or 60Hz) after decay; Input low pressure square-wave signal is to the module at zero point, module will produce the zero point controlling signal and use for voltage detection module and frequency detection module at zero point, at this, this low pressure square-wave signal can be the low pressure signal of any pattern, and is not limited to particular type, for purposes of illustration, at this, this low pressure square-wave signal can be, for example, with after decaying or without high pressure signal (for example, the civil power) square wave that frequency is identical of decaying; The high levels of this low pressure square-wave signal is the positive half cycle of high pressure signal, and the low level criterion of this low pressure square-wave signal is a high pressure signal negative half period, and the rising edge/drop edge of this low pressure square-wave signal is the time at zero (zero point) for the high pressure signal voltage.
Then, carry out signal and detect action; Voltage detection module is according to by zero point, module was come zero point controlling signal and the digital signal that come by analog-to-digital conversion circuit ADC module, and can judge whether low pressure all-wave that signal detector imports or half-wave signal and/or civil power AC signal are unusual, and the result who judges can be exported and is stored in buffer module; And/or, frequency detection module is according to the controlling signal at zero point by zero point, module was come, and can judge the low pressure all-wave that signal detector imports or frequency and/or the zero point and/or the phase place of half-wave signal and/or civil power AC signal, and the result who judges can be exported and is stored in buffer module.
And then, store testing result and/or can adjust the detecting voltage setting of signal detector and/or the action of output interruption signal; Buffer module will come from the variable parameter value of voltage detection module and/or frequency detection module in order to storage, in order to can change the setting of signal detector at any time; If the judged result of being come by voltage detection module is an electric voltage exception, then buffer module will be exported and interrupt the external module of signal to signal detector, for example, central processor CPU, to allow external module carry out subsequent treatment, at this, interrupting signal is that electric voltage exception interrupts signal and/or voltage normal interruption signal, for example, civil power aborted signal and/or civil power normal interruption signal; And/or, if the judged result of being come by frequency detection module is a frequency anomaly, then buffer module will be imported and interrupt the external module of signal to signal detector, for example, central processor CPU is to allow external module carry out subsequent treatment, at this, it is unusual in order to the expression electric voltage frequency that this interrupts signal, and for example, mains frequency is unusual.
Beneficial effect of the present invention is that signal converter is the pattern of integrated circuit, thereby improves the degree of stability of circuit and be not subject to external factor and influence, and can with other integrated circuit integration, and reach the purpose of system combination.
Description of drawings
Fig. 1 is the system schematic in order to the modular structure of explicit declaration signal detector of the present invention and operation situation;
Fig. 2 is in order to the modular structure of an embodiment of explicit declaration signal detector of the present invention and the synoptic diagram of operation situation;
Fig. 3 is the synoptic diagram in order to the sampling situation of explicit declaration in Fig. 2;
Fig. 4 is a synoptic diagram of the civil power AC waveform that is drawn according to the sampling situation among Fig. 3 in order to explicit declaration, normal civil power AC upper voltage limit waveform and normal civil power AC lower voltage limit waveform;
Fig. 5 is for utilizing the process flow diagram of signal detector of the present invention with the process step that carries out its method in order to explicit declaration; And
Fig. 6 is for utilizing the process flow diagram of signal detector of the present invention with the process step of the embodiment that carries out its method in order to explicit declaration.
Embodiment
Fig. 1 is a system schematic, in order to the modular structure and the operation situation of explicit declaration signal detector of the present invention.Can integrate with other integrated circuit for the signal detector 1 of integrated circuit pattern, for example, this signal detector 1 can be integrated among the microcontroller MCU, and then improve the degree of integration of system.As shown in Figure 1, this signal detector 1 comprises analog-to-digital conversion circuit ADC module 2, zero point module 3, voltage detection module 4, frequency detection module 5 and buffer module 6, at this, analog-to-digital conversion circuit ADC module 2 and/or zero point module 3 and/or voltage detection module 4 and/or frequency detection module 5 and/or buffer module 6 be integrated circuit modules.
Analog-to-digital conversion circuit ADC module 2 is with low pressure all-wave or half-wave signal and/or the civil power AC signal (figure does not mark) imported, converted to digital signal (figure does not mark) and judged voltage level for voltage detection module 4, at this, this low pressure all-wave or half-wave signal and/or civil power AC signal can be the low pressure signal of any pattern, and be not limited to particular type, for purposes of illustration, at this, this low pressure signal can be, for example, signal for the civil power (voltage is 110V/220V, and frequency is 50Hz or 60Hz) after decay.
Low pressure square-wave signal (figure do not mark) is inputed to module 3 at zero point, module 3 will produce controlling signal at zero point (figure does not mark) and use for voltage detection module 4 and frequency detection module 5 at zero point, at this, this low pressure square-wave signal can be the low pressure signal of any pattern, and is not limited to particular type, for purposes of illustration, at this, this low pressure square-wave signal can be, for example, with after decaying or without high pressure signal (for example, the civil power) square wave that frequency is identical of decaying; The high levels of this low pressure square-wave signal is the positive half cycle of high pressure signal, and the low level criterion of this low pressure square-wave signal is a high pressure signal negative half period, and the rising edge/drop edge of this low pressure square-wave signal is the time at zero (zero point) for the high pressure signal voltage.
Fig. 2 is a synoptic diagram, in order to modular structure and the operation situation of an embodiment of explicit declaration signal detector of the present invention.For the signal detector 1 of integrated circuit pattern comprises analog-to-digital conversion circuit ADC module 2, zero point module 3, voltage detection module 4, frequency detection module 5 and buffer module 6, at this, will input to the input end 21 of analog-to-digital conversion circuit ADC module 2 without the civil power AC signal of decay.
Analog-to-digital conversion circuit ADC module 2 is converted the civil power AC signal of being imported to digital signal AD_OUT and is judged voltage level for voltage detection module 4; At this, analog-to-digital conversion circuit ADC module 2 produces request sampled signal (scheming not mark) according to the controlling signal ZP at zero point that module 3 is come by zero point, the generation time point of this request sampled signal is for to take a sample 64 times to every half cycle of civil power AC, that is, 64 points of taking a sample, as shown in Figure 3, so that follow-uply can judge that civil power AC voltage is normal or unusual with this sampling result of 64; After the analog-to-digital conversion circuit secondary module 22 in the analog-to-digital conversion circuit ADC module 2 receives the request sampled signal, through after certain frequency pulse number, analog-to-digital conversion circuit secondary module 22 can be sent sampling and finish signal (figure does not mark), while is also sent sampling numerical value (digital signal AD_OUT), at this moment, analog-to-digital conversion circuit ADC module 2 can store this sampling numerical value (digital signal AD_OUT) and export to the voltage detection module use.
Low pressure square-wave signal acfreq is inputed to module 3 at zero point, module 3 will produce zero point controlling signal ZP and use for voltage detection module 4 and frequency detection module 5 at zero point, at this, this low pressure square-wave signal acfreq is with after decaying or without high pressure signal (civil power AC) square wave that frequency is identical of decaying; The high levels of this low pressure square-wave signal acfreq is the positive half cycle of high pressure signal (civil power AC), and the low level criterion of this low pressure square-wave signal acfreq is high pressure signal (civil power AC) negative half period, and rising edge/drop edge of this low pressure square-wave signal acfreq is that high pressure signal (civil power AC) voltage is the time at zero (zero point); The signal at zero point of civil power AC (controlling signal ZP at zero point) is the most basic signal of frequency detecting and voltage detecting, and the correctness for testing result has absolute relation simultaneously, can be described as very important control signal.
Civil power AC electric voltage exception detecting is a criterion with the window, and the big I of this window is chosen according to the setting of buffer, for example, chooses or the size of window for this reason at 60 at 30.For example, if window is set at 50 sizes, then can make comparisons with upper voltage limit waveform AC_UP and lower voltage limit waveform AC_DOWN with the voltage waveform (digital signal AD_OUT) of sampling in the 8th o'clock to the 57th.
When the voltage waveform (digital signal AD_OUT) of taking a sample surpasses certain numerical value than upper voltage limit waveform AC_UP for big and continuous counting, this numerical value can be selected by buffer module 6, then Ci Shi situation is a civil power AC overtension, and be a kind of situation of city's electrical anomaly, voltage detection module 4 will be sent vlt_int and interrupt signal to buffer module, so that the notice external module (for example, CPU) carries out follow-up processing.
When the voltage waveform (digital signal AD_OUT) of taking a sample is that little and continuous counting surpasses certain numerical value than lower voltage limit waveform AC_DOWN, this numerical value can be selected by buffer module 6, then Ci Shi situation is a civil power AC brownout, it also is a kind of situation of city's electrical anomaly, voltage detection module 4 also will be sent vlt_int and interrupt signal to buffer module, so that the notice external module (for example, CPU) carries out follow-up processing.
Because the frequency pulse of system is a fixed frequency, therefore, the value of counter can be converted into the time, for example, if system frequency is 2 microseconds, when the value of counter is 5000, resulting time of then converting is 10 milliseconds, the expression semiperiod is 10 milliseconds, and the complete period then is 20 milliseconds, so the frequency of resulting civil power AC is 50Hz.
When the frequency that obtains and ideal frequency compare, if when too high or too low then be frequency anomaly, and desirable frequency can be chosen by buffer module 6, can be 50Hz or 60Hz, when being civil power AC unusual condition when detecting frequency anomaly, frequency detection module 5 will be sent frq_int and interrupt signal to buffer module, (for example, CPU) carry out follow-up processing so that the notice external module.
Fig. 3 is a synoptic diagram, in order to the sampling situation of explicit declaration in Fig. 2.As shown in Figure 3, every half cycle of 2 couples of civil power AC of analog-to-digital conversion circuit ADC module is taken a sample 64 times, that is, 64 points of taking a sample, as shown in Figure 3, so that follow-uply can judge that civil power AC voltage is normal or unusual with this sampling result of 64.
Fig. 4 is a synoptic diagram, the civil power AC waveform CAN that is drawn according to the sampling situation among Fig. 3 in order to explicit declaration, normal civil power AC upper voltage limit waveform AC_UP and normal civil power AC lower voltage limit waveform AC_DOWN.Voltage detection module 4 is according to the foundation of the digital signal AD_OUT that is come by analog-to-digital conversion circuit ADC module 2 as detection, 64 points because per semiperiod takes a sample, thereby, can obtain 64 point voltage waveforms of every half cycle of civil power AC, as shown in Figure 3, simultaneously, voltage detection module 4 can produce 64 desired voltage waveform (figure does not mark), obtains the higher limit (scheming not shown) and the lower limit (scheming not shown) of normal civil power AC voltage again according to this desired voltage value (figure does not mark).
As shown in Figure 4,64 normal civil power AC upper voltage limit waveform AC_UP and 64 s' normal civil power AC lower voltage limit waveform AC_DOWN can carry out the detecting of civil power AC electric voltage exception by civil power AC waveform CAN, normal civil power AC upper voltage limit waveform AC_UP and normal civil power AC lower voltage limit waveform AC_DOWN.
Fig. 5 is a process flow diagram, utilizes signal detector of the present invention to carry out the process step of its method in order to explicit declaration.As shown in Figure 5, at first,, carry out the signal input action in step 101; Analog-to-digital conversion circuit ADC module 2 is with low pressure all-wave or half-wave signal and/or the civil power AC signal (figure does not mark) imported, converted to digital signal AD_OUT and judged voltage level for voltage detection module 4, at this, this low pressure all-wave or half-wave signal and/or civil power AC signal can be the low pressure signal of any pattern, and be not limited to particular type, for purposes of illustration, at this, this low pressure signal can be, for example, signal for the civil power (voltage is 110V/220V, and frequency is 50Hz or 60Hz) after decay; Low pressure square-wave signal acfreq is inputed to module 3 at zero point, module 3 will produce zero point controlling signal ZP and use for voltage detection module 4 and frequency detection module 5 at zero point, at this, this low pressure square-wave signal acfreq can be the low pressure signal of any pattern, and is not limited to particular type, for purposes of illustration, at this, this low pressure square-wave signal acfreq can be, for example, with after decaying or without high pressure signal (for example, the civil power AC) square wave that frequency is identical of decaying; The high levels of this low pressure square-wave signal acfreq is the positive half cycle of high pressure signal, and the low level criterion of this low pressure square-wave signal acfreq is a high pressure signal negative half period, and rising edge/drop edge of this low pressure square-wave signal acfreq is the time at zero (zero point) for the high pressure signal voltage; And enter step 102
In step 102, carry out signal and detect action; Voltage detection module 4 is according to module 3 is come by zero point zero point controlling signal ZP and the digital signal AD_OUT that come by analog-to-digital conversion circuit ADC module 2, and can judge whether low pressure all-wave that signal detector 1 imported or half-wave signal and/or civil power AC signal are unusual, and the result who judges can be exported and is stored in buffer module 6; And/or, frequency detection module 5 is according to module 3 is come by zero point controlling signal ZP at zero point, and can judge the low pressure all-wave that signal detector 1 imported or frequency and/or the zero point and/or the phase place of half-wave signal and/or civil power AC signal, and the result who judges can be exported and is stored in buffer module 6; And enter step 103.
In step 103, store testing result and/or can adjust the detecting voltage setting of signal detector and/or the action of output interruption signal; Buffer module 6 storages come variable parameter value by voltage detection module 4 and/or by frequency detection module 5, set in order to the voltage signal detecting that can change signal detector 1 at any time, if the judged result of being come by voltage detection module 4 is an electric voltage exception, and/or, if the judged result of being come by frequency detection module 5 is a frequency anomaly, then buffer module 6 will be imported and interrupt the external module (figure do not mark) of signal (figure does not mark) to signal detector 1, for example, central processor CPU (scheming not shown), to allow external module carry out subsequent treatment, at this, interrupting signal is that electric voltage exception interrupts signal and/or voltage normal interruption signal, for example, civil power aborted signal and/or civil power normal interruption signal; And/or, if the judged result of being come by frequency detection module is a frequency anomaly, then buffer module will be imported and interrupt the external module of signal to signal detector, for example, central processor CPU is to allow external module carry out subsequent treatment, at this, it is unusual in order to the expression electric voltage frequency that this interrupts signal, and for example, mains frequency is unusual.
Fig. 6 is a process flow diagram, utilizes the process step of signal detector of the present invention with the embodiment that carries out its method in order to explicit declaration.As shown in Figure 6, at first,, carry out the signal input and handle action in step 201; Analog-to-digital conversion circuit ADC module 2 is converted the civil power AC signal of being imported to digital signal AD_OUT and is judged voltage level for voltage detection module 4; At this, analog-to-digital conversion circuit ADC module 2 produces request sampled signal (scheming not mark) according to the controlling signal ZP at zero point that module 3 is come by zero point, generation time point of this request sampled signal is for to take a sample to every half cycle of civil power AC, so that follow-uply can judge that civil power AC voltage is normal or unusually with this sampling result; After the analog-to-digital conversion circuit secondary module 22 in the analog-to-digital conversion circuit ADC module 2 receives the request sampled signal, behind certain frequency pulse number, analog-to-digital conversion circuit secondary module 22 can be sent sampling and finish signal (figure does not mark), while is also sent sampling numerical value (digital signal AD_OUT), at this moment, analog-to-digital conversion circuit ADC module 2 can store this sampling numerical value (digital signal AD_OUT) and export to the voltage detection module use; Low pressure square-wave signal acfreq is inputed to module 3 at zero point, module 3 will produce zero point controlling signal ZP and use for voltage detection module 4 and frequency detection module 5 at zero point, at this, this low pressure square-wave signal acfreq is with after decaying or without high pressure signal (civil power AC) square wave that frequency is identical of decaying; And enter step 202.
In step 202, carry out signal and detect action; Voltage detection module 4 is according to module 3 is come by zero point zero point controlling signal ZP and the digital signal AD_OUT that come by analog-to-digital conversion circuit ADC module 2, and can judge whether the civil power AC that signal detector 1 imported is unusual, and the result who judges can be exported and is stored in buffer module 6; Voltage detection module 4 is according to the foundation of the digital signal AD_OUT that is come by analog-to-digital conversion circuit ADC module 2 as detection, obtain normal civil power AC upper voltage limit waveform AC_UP and normal civil power AC lower voltage limit waveform AC_DOWN according to this desired voltage value (figure do not mark), can carry out the detecting of civil power AC electric voltage exception by civil power AC waveform CAN, normal civil power AC upper voltage limit waveform AC_UP and normal civil power AC lower voltage limit waveform AC_DOWN; Civil power AC electric voltage exception detecting is a criterion with the window, and the big I of this window is chosen according to the setting of buffer, for example, chooses or the size of window for this reason at 60 at 30.For example, if window is set at 50 sizes, then can make comparisons with upper voltage limit waveform AC_UP and lower voltage limit waveform AC_DOWN with the voltage waveform (digital signal AD_OUT) of sampling in the 8th o'clock to the 57th; When the voltage waveform (digital signal AD_OUT) of taking a sample surpasses certain numerical value than upper voltage limit waveform AC_UP for big and continuous counting, this numerical value can be selected by buffer module 6, then Ci Shi situation is a civil power AC overtension, and be a kind of situation of city's electrical anomaly, voltage detection module 4 will be sent vlt_int and interrupt signal to buffer module, so that the notice external module (for example, CPU) carries out follow-up processing; When the voltage waveform (digital signal AD_OUT) of taking a sample is that little and continuous counting surpasses certain numerical value than lower voltage limit waveform AC_DOWN, this numerical value can be selected by buffer module 6, then Ci Shi situation is a civil power AC brownout, it also is a kind of situation of city's electrical anomaly, voltage detection module 4 also will be sent vlt_int and interrupt signal to buffer module, so that the notice external module (for example, CPU) carries out follow-up processing; Frequency detection module 5 is according to module 3 is come by zero point controlling signal ZP at zero point, and can judge frequency and/or the zero point and/or the phase place of the civil power AC signal that signal detector 1 imported, and the result who judges can be exported and is stored in buffer module 6; Frequency detection module 5 is calculated the frequency of civil power AC according to zero signal (controlling signal Z at zero point), its calculation mode be receive zero signal after, counter (scheming not shown) can be made zero, after, counter will increase progressively always, until receiving zero signal once more, then counter is made zero, the value with counter stores simultaneously; When the frequency that obtains and ideal frequency compare, if when too high or too low then be frequency anomaly, and desirable frequency can be chosen by buffer module 6, can be 50Hz or 60Hz, when being civil power AC unusual condition when detecting frequency anomaly, frequency detection module 5 will be sent frq_int and interrupt signal to buffer module, so that the notice external module (for example, CPU) carry out follow-up processing, and enter step 203.
In step 203, store testing result and/or can adjust the detecting voltage setting of signal detector and/or the action of output interruption signal; Buffer module 6 storages come variable parameter value by voltage detection module 4 and/or by frequency detection module 5, set in order to the voltage signal detecting that can change signal detector 1 at any time, controllable parameter value has, for example, civil power AC voltage pattern 110V or 220V, civil power AC frequency is chosen as 60Hz or 50Hz, the control bit (figure does not mark) of the start-up control position (figure does not mark) of civil power AC meaning abnormity detecting, various aborted; Signal is expressed as electric voltage exception if the judged result of being come by voltage detection module 4 is the vlt_int interruption, and/or, signal is expressed as frequency anomaly if the judged result of being come by frequency detection module 5 is the frq_int interruption, buffer module 6 will be imported and interrupt the external module (figure do not mark) of signal (figure does not mark) to signal detector 1, for example, central processor CPU (scheming not shown) is to allow external module carry out subsequent treatment.
The above is preferred embodiment of the present invention only, is not in order to limit scope of the present invention; All other do not break away from the equivalence of being finished under the disclosed spirit and changes or modification, all should be included in the following claim.
Claims (16)
1. a signal detector is applied to detect in the voltage signal environment, it is characterized in that, this signal detector comprises:
Analog-to-digital conversion circuit ADC module, this analog-to-digital conversion circuit ADC module is converted the signal of being imported to digital signal;
Zero point, module inputed to module at this with the low pressure square-wave signal at zero point, and module will produce the controlling signal at zero point at zero point at this;
Voltage detection module, this voltage detection module receives this digital signal that comes from this analog-to-digital conversion circuit ADC module and receives the controlling signal at this that comes from module at this at zero point at zero point, root should zero point controlling signal and this digital signal, and whether the voltage that can judge this signal that this signal detector imports is unusual;
Frequency detection module, this frequency detection module be according to by controlling signal at this zero point, module was come this at zero point, and can judge frequency and/or the zero point and/or the phase place of this signal that this signal detector imports; And
Buffer module, this buffer module store by this voltage detection module and/or the variable parameter value by this frequency detection module, in order to change the setting of this signal detector.
2. signal detector as claimed in claim 1 is characterized in that, this signal that this analog-to-digital conversion circuit ADC module is imported is a low pressure all-wave signal.
3. signal detector as claimed in claim 1 is characterized in that, this signal that this analog-to-digital conversion circuit ADC module is imported is a civil power.
4. signal detector as claimed in claim 1 is characterized in that, this low pressure square-wave signal is the square wave identical with mains frequency.
5. signal detector as claimed in claim 1 is characterized in that, the judged result of being come by this voltage detection module is an electric voltage exception, then this buffer module will export the interruption signal to the external module of this signal detector to carry out subsequent treatment.
6. signal detector as claimed in claim 1 is characterized in that, the judged result of being come by this frequency detection module is a frequency anomaly, then this buffer module will export the interruption signal to the external module of this signal detector to carry out subsequent treatment.
7. as claim 2 or 3 or 4 or 5 or 6 described signal detectors, it is characterized in that described signal detector is the integrated circuit pattern.
8. signal detector as claimed in claim 7 is characterized in that, this signal detector is integrated among the microcontroller MCU.
9. the method for detecting of a signal detector is applied to detect in the voltage signal environment, it is characterized in that, this signal detector method comprises following steps:
Signal is inputed to analog-to-digital conversion circuit ADC module, and this analog-to-digital conversion circuit ADC module converts this signal to digital signal and is exported, and judges voltage level for voltage detection module; Input low pressure square-wave signal is to the module at zero point, and module will produce the zero point controlling signal for this voltage detection module and frequency detection module use at zero point at this;
This voltage detection module according to by this zero point, module was come this controlling signal and this digital signal of being come by this analog-to-digital conversion circuit ADC module at zero point, and can this signal voltage that this signal detector is imported be judged, and the result who judges can be exported and is stored in buffer module; And/or, this frequency detection module according to by controlling signal at this zero point, module was come this at zero point, and the frequency of this signal that can import this signal detector and/or zero point and/or phase place judge, and the result who judges can be exported and be stored in this buffer module; And
This buffer module will come from the variable parameter value of this voltage detection module and/or this frequency detection module in order to storage, in order to can change the setting of this signal detector at any time.
10. the method for detecting of signal detector as claimed in claim 9 is characterized in that, this signal that this analog-to-digital conversion circuit ADC module is imported is a low pressure all-wave signal.
11. the method for detecting of signal detector as claimed in claim 9 is characterized in that, this signal that this analog-to-digital conversion circuit ADC module is imported is a civil power.
12. the method for detecting of signal detector as claimed in claim 9 is characterized in that, this low pressure square-wave signal is the square wave identical with mains frequency.
13. the method for detecting of signal detector as claimed in claim 9, it is characterized in that, the judged result of being come by this voltage detection module is an electric voltage exception, then this buffer module will export the interruption signal to the external module of this signal detector to carry out subsequent treatment.
14. the method for detecting of signal detector as claimed in claim 9, it is characterized in that, the judged result of being come by this frequency detection module is a frequency anomaly, then this buffer module will export the interruption signal to the external module of this signal detector to carry out subsequent treatment.
15. the method for detecting as claim 10 or 11 or 12 or 13 or 14 described signal detectors is characterized in that, described signal detector is the integrated circuit pattern.
16. signal detector method as claimed in claim 15 is characterized in that, this signal detector is integrated among the microcontroller MCU.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN200910000958XA CN101788601B (en) | 2009-01-23 | 2009-01-23 | Signal detector and detection method thereof |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN200910000958XA CN101788601B (en) | 2009-01-23 | 2009-01-23 | Signal detector and detection method thereof |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN101788601A true CN101788601A (en) | 2010-07-28 |
| CN101788601B CN101788601B (en) | 2012-03-07 |
Family
ID=42531889
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN200910000958XA Expired - Fee Related CN101788601B (en) | 2009-01-23 | 2009-01-23 | Signal detector and detection method thereof |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN101788601B (en) |
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN109688152A (en) * | 2019-01-03 | 2019-04-26 | 南京邮电大学 | A kind of detection method of the message injection attack towards vehicle-mounted CAN bus |
| CN109980458A (en) * | 2019-04-26 | 2019-07-05 | 宁波公牛数码科技有限公司 | A kind of control circuit and transformer outlet |
| CN110597228A (en) * | 2019-09-20 | 2019-12-20 | 大陆汽车电子(长春)有限公司 | Intelligent glass control device |
| CN111031638A (en) * | 2019-12-26 | 2020-04-17 | 深圳市洲明科技股份有限公司 | Abnormal voltage detection method and device based on LED lamp beads |
-
2009
- 2009-01-23 CN CN200910000958XA patent/CN101788601B/en not_active Expired - Fee Related
Cited By (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN109688152A (en) * | 2019-01-03 | 2019-04-26 | 南京邮电大学 | A kind of detection method of the message injection attack towards vehicle-mounted CAN bus |
| CN109688152B (en) * | 2019-01-03 | 2021-01-12 | 南京邮电大学 | Message injection type attack detection method facing vehicle-mounted CAN bus |
| CN109980458A (en) * | 2019-04-26 | 2019-07-05 | 宁波公牛数码科技有限公司 | A kind of control circuit and transformer outlet |
| CN109980458B (en) * | 2019-04-26 | 2024-02-20 | 宁波公牛数码科技有限公司 | Control circuit and transformer socket |
| CN110597228A (en) * | 2019-09-20 | 2019-12-20 | 大陆汽车电子(长春)有限公司 | Intelligent glass control device |
| CN111031638A (en) * | 2019-12-26 | 2020-04-17 | 深圳市洲明科技股份有限公司 | Abnormal voltage detection method and device based on LED lamp beads |
Also Published As
| Publication number | Publication date |
|---|---|
| CN101788601B (en) | 2012-03-07 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN102857087B (en) | Adaptive control method of power factor | |
| CN101788601B (en) | Signal detector and detection method thereof | |
| CN103607124B (en) | A kind of electricity getting device based on non-closed current transformer and control method thereof | |
| CN102156267A (en) | Experimental device for high-power photovoltaic grid-connected inverter | |
| CN104201938B (en) | Frequency converter soft start method based on CPLD | |
| CN103217572A (en) | Device and method for detecting voltage and zero crossing point of alternating current | |
| CN103716952B (en) | A kind of LED switch power supply and control method thereof | |
| CN109061362A (en) | A kind of electric network power-fail detection circuit | |
| US20100176794A1 (en) | Signal Detector And Signal Detection Method | |
| CN104977528A (en) | Magnetic latching relay actuation time and reset time detection device | |
| CN109494741A (en) | A kind of selective harmonic compensation method extracted based on specific subharmonic | |
| CN202075338U (en) | Ultralow power-consumption AC zero passage detection circuit | |
| CN209387734U (en) | Ac zero-crossing detection circuit | |
| CN106357199A (en) | Energy-saving motor control system and energy-saving method | |
| Vorobyov et al. | Low-cost voltage zero-crossing detector for ac-grid applications | |
| CN102928706A (en) | Alternating current acquisition device and data acquisition method thereof | |
| CN202421797U (en) | Measurement and control unit for low-voltage static Var generator | |
| CN207366676U (en) | A kind of single-phase electric energy mass detecting instrument | |
| CN203984305U (en) | A kind of grid type family expenses self adaptation photovoltaic Blast Furnace Top Gas Recovery Turbine Unit (TRT) | |
| CN217037082U (en) | Novel motor electricity-saving appliance | |
| CN203732598U (en) | Single-phase grid variable detection device | |
| CN212343687U (en) | AC electric tool | |
| CN215340781U (en) | Motor speed regulation communication control panel based on thing networking communication | |
| CN112260390B (en) | Electrical phase prediction device based on second derivative algorithm | |
| CN114035146B (en) | Ammeter detection device and configuration method |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| DD01 | Delivery of document by public notice | ||
| DD01 | Delivery of document by public notice |
Addressee: Liu Jun Sun Dongfeng Document name: Patent termination notice |
|
| DD01 | Delivery of document by public notice | ||
| DD01 | Delivery of document by public notice |
Addressee: Liu Jun Sun Dongfeng Document name: Notice of Conformity |
|
| CF01 | Termination of patent right due to non-payment of annual fee | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20120307 |