CN101729485A - Single-carrier and ultra-wideband sending method and device - Google Patents

Single-carrier and ultra-wideband sending method and device Download PDF

Info

Publication number
CN101729485A
CN101729485A CN200910238182A CN200910238182A CN101729485A CN 101729485 A CN101729485 A CN 101729485A CN 200910238182 A CN200910238182 A CN 200910238182A CN 200910238182 A CN200910238182 A CN 200910238182A CN 101729485 A CN101729485 A CN 101729485A
Authority
CN
China
Prior art keywords
sequence
state machine
tracking
frame
chip
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN200910238182A
Other languages
Chinese (zh)
Other versions
CN101729485B (en
Inventor
肖振宇
张家琦
金德鹏
朱亮
苏厉
曾烈光
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Tsinghua University
Original Assignee
Tsinghua University
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tsinghua University filed Critical Tsinghua University
Priority to CN2009102381825A priority Critical patent/CN101729485B/en
Publication of CN101729485A publication Critical patent/CN101729485A/en
Application granted granted Critical
Publication of CN101729485B publication Critical patent/CN101729485B/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Abstract

The invention discloses single-carrier and ultra-wideband sending method and device. A physical layer data frame structure used in the method is characterized in that a leader sequence comprises a trapping/channel estimation sequence, a frame start delimiter and a block length; a training sequence field is used for coefficient training of a self-adapting filter; the frame head comprises a physical frame head and an MAC frame head; a data field bears metadata; after scrambled, encoded and interlaced, bits of the frame heads and the data are named as information bits; the information bits are divided into N blocks; the value of each frame N can be different, and then the frames of different lengths can be transmitted. A tracking sequence is inserted into the front of each block or behind each block to perform timing tracking. The invention enhances the dissociative diffusion signal-to-noise ratio so that the trapping probability is enhanced; the channel estimation accuracy is increased, the receiving and converting time is shortened, and thus the invention can meet high-speed requirement and is convenient for processing by blocks; and the data auxiliary timing tracking function can be performed.

Description

Single-carrier and ultra-wideband sending method and device
Technical field
The present invention relates to wireless communication technology field, relate in particular to a kind of single-carrier and ultra-wideband sending method and device.
Background technology
Super-broadband tech is a kind of absolute bandwidth greater than 500MHz or relative bandwidth greater than 20% the communication technology, and it can provide 100Mbps speed above traffic rate.Ultra broadband has caused the extensive concern of industry with the good characteristic of its high power capacity, low-power consumption.In various short-distance wireless networks, in WPAN (Wireless Personal Area Network, Wireless Personal Network), WBAN (Wireless Body Area Network, wireless body area network), Ad-hoc net, super-broadband tech will be widely used.In addition, super-broadband tech also be applied to family multi-media interconnected in, as wireless HD (high definition) and WHDI (Wireless HomeDigital Interface, wireless family digital interface) etc.In addition, in Wireless USB, high speed short-distance wireless interfaces such as wireless 1394, super-broadband tech also will be paid close attention to.
The generally acknowledged super-broadband tech of industry mainly contains two kinds at present, first kind is direct sequence spread spectrum ultra broadband (Directory Sequence-Ultra Wideband, DS-UWB) [see also R.Fisher, R.Kohno, M.McLaughlin, M.Welbourn, " DS-UWB physical layersubmission to 802.15 task group 3a ", IEEE P802.15-04/0137r4, Jan.2005.], second kind is multi-band orthogonal frequency division multiplexing (Multi Band Orthogonal FrequencyDivision Multiplexing, MB-OFDM) [see also Standard ECMA-368 (ISO/IEC 26907), " High Rate Ultra Wideband PHY and MAC Standard ", ECMA international (ISO/IEC), Dec.2005.].
DS-UWB is a kind of super-broadband tech based on burst pulse, and its employing chip sequence (being higher than 1.3Gcps) very at a high speed satisfies the demand of instant bandwidth.The physical layer frame structure of DS-UWB as shown in Figure 1.Acquisition sequence (Acquisition Sequence) is the catch code sequence of one section repetition, is used for spread spectrum acquisition, and SFD is the SFD (StartFrame Delimiter) of 32 bits.DATA Field is used to carry some significant datas, and training sequence (Training Sequence) is used to carry training sequence, and frame head (Header) comprises physics frame head (PHY Header) and mac frame head (MAC Header).Data carries payload data (metadata).The Header transmission rate will be lower than data (Data) transmission rate, can obtain better transmission property like this.Except the Data section, other parts all are 24chips/symbol.
MB-OFDM is a kind of super-broadband tech based on OFDM.It has been divided into 14 frequency bands to the frequency range that 3.1GHz~10.6GHz is total to 7.5GHz, and each frequency band is 528MHz.On each frequency band, carry out the OFDM modulation of 128 subcarriers.The physical layer frame structure of MB-OFDM as shown in Figure 2.Bag/frame synchronization sequence (Packet/FrameSynchronization Sequence) is used for the initial synchronisation of OFDM and carries out frame synchronization, and channel estimation sequence (Channel Estimation Sequence) is used to carry out channel estimating.Frame head (Header) comprises physics frame head (PHY Header) and mac frame head (MAC Header).Data carrying payload data.The Header transmission rate will be lower than the Data transmission rate, can obtain better transmission property like this.
The DS-UWB instant bandwidth surpasses 1.3GHz, and this just means the very ADC of high sampling rate (Analog to Digital Converter, analog to digital converter) of receiver needs, as sample rate up to 6GSPS about.ADC so at a high speed will make receiver very expensive, and power consumption also can be very remarkable, can not satisfy the demand of low-cost low-power consumption well.And MB-OFDM is owing to adopted OFDM modulation, intrinsic PAR (Peak to Average Ratio, peak-to-average force ratio) shortcoming will make radio-frequency module face big pressure.In addition, the OFDM technology is higher for the required precision of ADC, to the carrier wave frequency deviation sensitivity.Also these defectives just cause DS-UWB and MB-OFDM all not to be used widely.
Summary of the invention
At defective that exists in the prior art and deficiency, the purpose of this invention is to provide a kind of single-carrier and ultra-wideband system that is applicable to, utilization can reach the raising acquisition probability, increases accuracy of channel estimation, shorten and receive and dispatch change-over time, and can realize that the physical layer data frame structure of data auxiliary timing tracking effect carries out the technical scheme that data send.
For achieving the above object, invention has proposed a kind of single-carrier and ultra-wideband sending method, and described method comprises step:
S1 generates the targeting sequencing symbol: before sending Frame, piece block number is set, generates the targeting sequencing symbol according to the block number:
Figure G2009102381825D0000031
This moment, state machine was in Idle state; Wherein, B 1, B 2..., B N1, C 1, C 2..., C N2, D 1, D 2..., D N3Be respectively catching/channel estimation sequence Acquisition/ChannelEstimation Sequence, SFD SFD and block length Block Length field of Frame; N 1, N 2And N 3The symbolic number of representing Acquisition/Channel Estimation Sequence, SFD and Block Length respectively, symbol B i=1, i=1,2 ..., N 1C jAnd D kValue is 1 or 0, j=1, and 2 ..., N 2, k=1,2 ..., N 3
S2 sends leading chip sequence: when beginning to send Frame, state machine transfers the leading attitude of transmission to from Idle state; Sending leading attitude, state machine enables long spread spectrum sequence generator and long code band spectrum modulation module, and the targeting sequencing symbol that produces according to step S1 carries out the generation of leading chip sequence, simultaneously, state machine control MUX is selected leading chip sequence branch road, carries out the output of leading chip sequence; Several clock cycle before leading chip sequence sends, state machine enables the training sequence maker and produces training sequence, and be input in the asynchronous first in first out structure, so that when leading chip sequence sends, there has been training sequence data in the asynchronous first in first out structure, when leading chip sequence sent, state machine forwarded to and sends the training sequence attitude;
S3, output training sequence chip: sending the training sequence attitude, state machine enables short spread spectrum sequence generator and short code band spectrum modulation module, from asynchronous first in first out structure, read training sequence and carry out the short code spread spectrum, to produce the information chip sequence, simultaneously, state machine control MUX is selected information chip sequence branch road, carries out the output of training sequence chip; Wherein, described training sequence is the field of Frame;
S4, generate the load Bit data: a period of time before training sequence sends, state machine enables scrambling, coding and the interleaving treatment to frame head Header and data Data, generate the load Bit data, and the load Bit data that obtains inputed in the asynchronous first in first out structure, so that when training sequence sends, there has been the load Bit data after the processing in the asynchronous first in first out structure, when training sequence sent, state machine forwarded to and sends the load attitude; Described load Bit data is divided into N piece block, and block is the field of Frame, inserts Tracking Sequence field before or after each block; N is a positive integer;
S5, output load Bit data: sending the load attitude, state machine enables short spread spectrum sequence generator and short code band spectrum modulation module, from asynchronous first in first out structure, read the load Bit data and carry out the short code spread spectrum, to produce the information chip sequence, simultaneously, state machine control MUX is selected information chip sequence branch road, carries out the output of load Bit data; Send after the information chip of a block, state forwards to and sends the tracking sequence attitude;
S6, output tracking chip sequence: sending the tracking sequence attitude, state machine enables long spread spectrum sequence generator and long code band spectrum modulation module, and carry out the generation of tracking sequence according to tracking symbol, simultaneously, state machine control MUX is selected to follow the tracks of the chip sequence branch road, follows the tracks of the output of chip sequence; Wherein, tracking symbol is E 1, E 2..., E N1Be the tracking sequence Tracking Sequence of Frame, N 4Be the symbolic number of Tracking Sequence, symbol E m=1, m=1,2 ..., N 4
S7, repeating step S5 and S6 send next block: after sending the block number that sets in advance, finish the transmission of notebook data frame, state machine is got back to Idle state.
Wherein, the value difference of the number N of the piece block of each Frame.
The present invention also provides a kind of single-carrier and ultra-wideband dispensing device, and described device comprises:
Targeting sequencing symbol generation module is used for before sending Frame piece block quantity being set, and generates the targeting sequencing symbol according to block quantity:
Figure G2009102381825D0000042
This moment, state machine was in Idle state; Wherein, B 1, B 2..., B N1, C 1, C 2..., C N2, D 1, D 2..., D N3Be respectively catching/channel estimation sequence Acquisition/Channel Estimation Sequence, SFD SFD and block length Block Length field of Frame; N 1, N 2And N 3The symbolic number of representing Acquisition/ChannelEstimation Sequence, SFD and Block Length respectively, symbol B i=1, i=1,2 ..., N 1C jAnd D kValue is 1 or 0, j=1, and 2 ..., N 2, k=1,2 ..., N 3
Leading chip sequence sending module, when being used to begin to send Frame, state machine transfers the leading attitude of transmission to from Idle state; Sending leading attitude, state machine enables long spread spectrum sequence generator and long code band spectrum modulation module, and the targeting sequencing symbol that produces according to step S1 carries out the generation of leading chip sequence, simultaneously, state machine control MUX is selected leading chip sequence branch road, carries out the output of leading chip sequence; Several clock cycle before leading chip sequence sends, state machine enables the training sequence maker and produces training sequence, and be input in the asynchronous first in first out structure, so that when leading chip sequence sends, there has been training sequence data in the asynchronous first in first out structure, when leading chip sequence sent, state machine forwarded to and sends the training sequence attitude;
Training sequence chip output module, be used for sending the training sequence attitude, state machine enables short spread spectrum sequence generator and short code band spectrum modulation module, from asynchronous first in first out structure, read training sequence and carry out the short code spread spectrum, to produce the information chip sequence, simultaneously, state machine control MUX is selected information chip sequence branch road, carries out the output of training sequence chip; Wherein, described training sequence is the field of Frame;
Load bit data generation module, be used for a period of time before training sequence sends, state machine enables scrambling, coding and the interleaving treatment to frame head Header and data Data, generate the load Bit data, and the load Bit data that obtains inputed in the asynchronous first in first out structure, so that when training sequence sends, there has been the load Bit data after the processing in the asynchronous first in first out structure, when training sequence sent, state machine forwarded to and sends the load attitude; Described load Bit data is divided into several pieces block, and block is the field of Frame, inserts Tracking Sequence field before or after each block;
Load bit data outputting module, be used for sending the load attitude, state machine enables short spread spectrum sequence generator and short code band spectrum modulation module, from asynchronous first in first out structure, read the load Bit data and carry out the short code spread spectrum, to produce the information chip sequence, simultaneously, state machine control MUX is selected information chip sequence branch road, carries out the output of load Bit data; Send after the information chip of a block, state forwards to and sends the tracking sequence attitude;
Follow the tracks of the chip sequence output module, be used for sending the tracking sequence attitude, state machine enables long spread spectrum sequence generator and long code band spectrum modulation module, and carry out the generation of tracking sequence according to tracking symbol, simultaneously, state machine control MUX is selected to follow the tracks of the chip sequence branch road, follows the tracks of the output of chip sequence; Wherein, tracking symbol is
Figure G2009102381825D0000061
E 1, E 2..., E N1Be the tracking sequence Tracking Sequence of Frame, N 4Be the symbolic number of Tracking Sequence, symbol E m=1, m=1,2 ..., N 4
Technique scheme of the present invention has following advantage:
1), adopt auxiliary long frequency expansion sequence to carry out band spectrum modulation by the targeting sequencing field, improved the despreading signal to noise ratio, thereby improved acquisition probability, increased the accuracy of channel estimating, also improved the probability of frame demarcation and the correct demodulation of Block Length field;
2), by Block Length field is set, can very accurately know the finish time of frame according to this field during reception, thereby shorten transmitting-receiving change-over time, significant for packet network;
3), Training Sequence and information bit be short frequency expansion sequence modulation, adopts short frequency expansion sequence can satisfy the two-forty requirement;
4), payload field has been divided into several block, realizes press piece and transmits, be convenient to handle by piece;
5), all insert Tracking Sequence before or after each block.Utilize Tracking Sequence can carry out the data auxiliary timing tracer action, compare with the timing tracking that free of data is auxiliary, tracking performance is improved;
6), realize the short code spread spectrum and insert the operation of Tracking Sequence iso-variable velocity rate with asynchronous FIFO, realize simple and convenient, favorable expandability.
Description of drawings
Fig. 1 is the physical layer frame structure of DS-UWB in the prior art;
Fig. 2 is the physical layer frame structure of MB-OFDM in the prior art;
Fig. 3 is an employed physical layer frame structure in the method for the embodiment of the invention;
Fig. 4 is the method flow diagram of the embodiment of the invention;
Fig. 5 is the annexation schematic diagram of employed each entity module in the device of the embodiment of the invention;
Fig. 6 is the state exchange schematic diagram of employed state machine in the device of the embodiment of the invention.
Embodiment
Below in conjunction with drawings and Examples, the specific embodiment of the present invention is described in further detail.Following examples are used to illustrate the present invention, but are not used for limiting the scope of the invention.
Single-carrier and ultra-wideband sending method according to the embodiment of the invention, this method uses following physical layer data frame structure to send, as shown in Figure 3: targeting sequencing (Preamble) part comprises Acquisition/Channel Estimation Sequence, SFD and three fields of Block Length, wherein, Acquisition/Channel Estimation Sequence is used for spread spectrum acquisition and channel estimating, SFD is a SFD, and Block Length is the block quantity of this physical frame data segment.Training Sequence is used to carry out the adaptive filter coefficient training, and Header comprises physics frame head (PHY Header) and mac frame head (MAC Header).Data carrying payload data.Bit after Header and Data pass through scrambling, encode and interweave is called information bit.Information bit has been divided into N block.The value of each frame N can be different, can transmit the frame of different length like this.Each block back is all inserted one section Tracking Sequence and is used for regularly following the tracks of in the present embodiment, and Tracking Sequence also can be inserted in each block front.As shown in Figure 4, described method comprises step:
S1 generates targeting sequencing symbol step: before sending Frame, piece block number is set, generates targeting sequencing (Preamble) symbol according to the block number:
Figure G2009102381825D0000071
This moment, state machine was in Idle state; Wherein,
Figure G2009102381825D0000072
Be respectively catching/channel estimation sequence Acquisition/Channel Estimation Sequence, SFD SFD and block length Block Length field of Frame; N 1, N 2And N 3The symbolic number of representing Acquisition/ChannelEstimation Sequence, SFD and Block Length respectively, symbol B i=1, i=1,2 ..., N 1C jAnd D kValue is 1 or 0, j=1, and 2 ..., N 2, k=1,2 ..., N 3 N for the block number 3Bit-binary is represented, for example, supposes that the block number is 7, and then Dui Ying 4 table of bits are shown
Figure G2009102381825D0000082
Certainly backward also can.In addition, tracking symbol is
Figure G2009102381825D0000083
Wherein,
Figure G2009102381825D0000084
Be the tracking sequence TrackingSequence of Frame, N 4Be the symbolic number of Tracking Sequence, symbol E m=1, m=1,2 ..., N 4
S2 sends leading chip sequence step: when beginning to send Frame, state machine transfers the leading attitude of transmission to from Idle state; Sending leading attitude, state machine enables long spread spectrum sequence generator and long code band spectrum modulation module, and the targeting sequencing symbol that produces according to step S1 carries out the generation of leading chip sequence, simultaneously, state machine control MUX is selected leading chip sequence branch road, carries out the output of leading chip sequence; Several clock cycle before leading chip sequence sends, state machine enables the training sequence maker and produces training sequence, and be input to asynchronous FIFO (First In First Out, first in first out) in the structure, so that when leading chip sequence sends, had training sequence data in the asynchronous FIFO structure, when leading chip sequence sent, state machine forwarded to and sends the training sequence attitude.
S3, output training sequence chip step: sending the training sequence attitude, state machine enables short spread spectrum sequence generator and short code band spectrum modulation module, from the asynchronous FIFO structure, read training sequence and carry out the short code spread spectrum, to produce the information chip sequence, simultaneously, state machine control MUX is selected information chip sequence branch road, carries out the output of training sequence chip; Wherein, described training sequence is the field of Frame.
S4, generate the load Bit data: a period of time before training sequence sends, state machine enables scrambling, coding and the interleaving treatment to frame head Header and data Data, generate the load Bit data, and the load Bit data that obtains inputed in the asynchronous FIFO structure, so that when training sequence sends, there has been the load Bit data after the processing in the asynchronous FIFO structure, when training sequence sent, state machine forwarded to and sends the load attitude; Described load Bit data is divided into several pieces block, and block is the field of Frame, inserts Tracking Sequence field before or after each block.
S5, output load bit data step: sending the load attitude, state machine enables short spread spectrum sequence generator and short code band spectrum modulation module, from the asynchronous FIFO structure, read the load Bit data and carry out the short code spread spectrum, to produce the information chip sequence, simultaneously, state machine control MUX is selected information chip sequence branch road, carries out the output of load Bit data; Send after the information chip of a block, state forwards to and sends the tracking sequence attitude.
S6, output tracking chip sequence: sending the tracking sequence attitude, state machine enables long spread spectrum sequence generator and long code band spectrum modulation module, and carry out the generation of tracking sequence according to the tracking symbol that step S1 produces, simultaneously, state machine control MUX is selected to follow the tracks of the chip sequence branch road, follows the tracks of the output of chip sequence.
S7, repeating step S5 and S6: after sending the block number that sets in advance, finish the transmission of notebook data frame, state machine is got back to Idle state.
Embodiments of the invention also provide a kind of single-carrier and ultra-wideband dispensing device, and with reference to figure 5~6, described device comprises:
Targeting sequencing symbol generation module is used for before sending Frame piece block quantity being set, and generates the targeting sequencing symbol according to block quantity: This moment, state machine was in Idle state; Wherein,
Figure G2009102381825D0000092
Be respectively catching/channel estimation sequence Acquisition/Channel Estimation Sequence, SFD SFD and block length Block Length field of Frame; N 1, N 2And N 3The symbolic number of representing Acquisition/ChannelEstimation Sequence, SFD and Block Length respectively, symbol B i=1, i=1,2 ..., N 1C jAnd D kValue is 1 or 0, j=1, and 2 ..., N 2, k=1,2 ..., N 3
Figure G2009102381825D0000093
N for the block number 3Bit-binary is represented, for example, supposes that the block number is 7, and then Dui Ying 4 table of bits are shown
Figure G2009102381825D0000094
Certainly backward also can.In addition, tracking symbol is
Figure G2009102381825D0000095
Wherein,
Figure G2009102381825D0000096
Be the tracking sequence TrackingSequence of Frame, N 4Be the symbolic number of Tracking Sequence, symbol E m=1, m=1,2 ..., N 4
Leading chip sequence sending module, when being used to begin to send Frame, state machine transfers the leading attitude of transmission to from Idle state; Sending leading attitude, state machine enables long spread spectrum sequence generator and long code band spectrum modulation module, and the targeting sequencing symbol that produces according to step S1 carries out the generation of leading chip sequence, simultaneously, state machine control MUX is selected leading chip sequence branch road, carries out the output of leading chip sequence; Several clock cycle before leading chip sequence sends, state machine enables the training sequence maker and produces training sequence, and be input in the asynchronous FIFO structure, so that when leading chip sequence sends, there has been training sequence data in the asynchronous FIFO structure, when leading chip sequence sent, state machine forwarded to and sends the training sequence attitude.
Training sequence chip output module, be used for sending the training sequence attitude, state machine enables short spread spectrum sequence generator and short code band spectrum modulation module, from the asynchronous FIFO structure, read training sequence and carry out the short code spread spectrum, to produce the information chip sequence, simultaneously, state machine control MUX is selected information chip sequence branch road, carries out the output of training sequence chip; Wherein, described training sequence is the field of Frame.
Load bit data generation module, be used for a period of time before training sequence sends, state machine enables scrambling, coding and the interleaving treatment to frame head Header and data Data, generate the load Bit data, and the load Bit data that obtains inputed in the asynchronous FIFO structure, so that when training sequence sends, there has been the load Bit data after the processing in the asynchronous FIFO structure, when training sequence sent, state machine forwarded to and sends the load attitude; Described load Bit data is divided into several pieces block, and block is the field of Frame, inserts Tracking Sequence field before or after each block.
Load bit data outputting module, be used for sending the load attitude, state machine enables short spread spectrum sequence generator and short code band spectrum modulation module, from the asynchronous FIFO structure, read the load Bit data and carry out the short code spread spectrum, to produce the information chip sequence, simultaneously, state machine control MUX is selected information chip sequence branch road, carries out the output of load Bit data; Send after the information chip of a block, state forwards to and sends the tracking sequence attitude.
Follow the tracks of the chip sequence output module, be used for sending the tracking sequence attitude, state machine enables long spread spectrum sequence generator and long code band spectrum modulation module, and carry out the generation of tracking sequence according to tracking symbol, simultaneously, state machine control MUX is selected to follow the tracks of the chip sequence branch road, follows the tracks of the output of chip sequence.Wherein, tracking symbol is
Figure G2009102381825D0000111
Figure G2009102381825D0000112
Be the tracking sequence Tracking Sequence of Frame, N 4Be the symbolic number of Tracking Sequence, symbol E m=1, m=1,2 ..., N 4
Illustrate below.The method of the embodiment of the invention uses following parameter to finish forwarding step:
Long frequency expansion sequence: [1,1,1,1,0,0,1,1,0,1,0,0,1,0,0,0,0,1,0,1,0,1,1,1,0,1,1,0,0,0,1];
Short frequency expansion sequence: [0,1];
SFD sequence: [0,1,0,1];
N 1=24;N 2=4;N 3=4;N 4=2;
Block information bit: 2000.
The above only is embodiments of the present invention; should be pointed out that for those skilled in the art, under the prerequisite that does not break away from the technology of the present invention principle; can also make some improvement and modification, these improve and modification also should be considered as protection scope of the present invention.

Claims (3)

1. a single-carrier and ultra-wideband sending method is characterized in that, described method comprises step:
S1 generates the targeting sequencing symbol: before sending Frame, piece block number is set, generates the targeting sequencing symbol according to the block number:
Figure F2009102381825C0000011
This moment, state machine was in Idle state; Wherein, B 1, B 2...,
Figure F2009102381825C0000012
C 1, C 2..., D 1, D 2...,
Figure F2009102381825C0000014
Be respectively catching/channel estimation sequence Acquisition/Channel EstimationSequence, SFD SFD and block length Block Length field of Frame; N 1, N 2And N 3The symbolic number of representing Acquisition/Channel Estimation Sequence, SFD and BlockLength respectively, symbol B i=1, i=1,2 ..., N 1C jAnd D kValue is 1 or 0, j=1, and 2 ..., N 2, k=1,2 ..., N 3
S2 sends leading chip sequence: when beginning to send Frame, state machine transfers the leading attitude of transmission to from Idle state; Sending leading attitude, state machine enables long spread spectrum sequence generator and long code band spectrum modulation module, and the targeting sequencing symbol that produces according to step S1 carries out the generation of leading chip sequence, simultaneously, state machine control MUX is selected leading chip sequence branch road, carries out the output of leading chip sequence; Several clock cycle before leading chip sequence sends, state machine enables the training sequence maker and produces training sequence, and be input in the asynchronous first in first out structure, so that when leading chip sequence sends, there has been training sequence data in the asynchronous first in first out structure, when leading chip sequence sent, state machine forwarded to and sends the training sequence attitude;
S3, output training sequence chip: sending the training sequence attitude, state machine enables short spread spectrum sequence generator and short code band spectrum modulation module, from asynchronous first in first out structure, read training sequence and carry out the short code spread spectrum, to produce the information chip sequence, simultaneously, state machine control MUX is selected information chip sequence branch road, carries out the output of training sequence chip; Wherein, described training sequence is the field of Frame;
S4, generate the load Bit data: a period of time before training sequence sends, state machine enables scrambling, coding and the interleaving treatment to frame head Header and data Data, generate the load Bit data, and the load Bit data that obtains inputed in the asynchronous first in first out structure, so that when training sequence sends, there has been the load Bit data after the processing in the asynchronous first in first out structure, when training sequence sent, state machine forwarded to and sends the load attitude; Described load Bit data is divided into N piece block, and block is the field of Frame, inserts Tracking Sequence field before or after each block; N is a positive integer;
S5, output load Bit data: sending the load attitude, state machine enables short spread spectrum sequence generator and short code band spectrum modulation module, from asynchronous first in first out structure, read the load Bit data and carry out the short code spread spectrum, to produce the information chip sequence, simultaneously, state machine control MUX is selected information chip sequence branch road, carries out the output of load Bit data; Send after the information chip of a block, state forwards to and sends the tracking sequence attitude;
S6, output tracking chip sequence: sending the tracking sequence attitude, state machine enables long spread spectrum sequence generator and long code band spectrum modulation module, and carry out the generation of tracking sequence according to tracking symbol, simultaneously, state machine control MUX is selected to follow the tracks of the chip sequence branch road, follows the tracks of the output of chip sequence; Wherein, tracking symbol is
Figure F2009102381825C0000021
E 1, E 2...,
Figure F2009102381825C0000022
Be the tracking sequence Tracking Sequence of Frame, N 4Be the symbolic number of Tracking Sequence, symbol E m=1, m=1,2 ..., N 4
S7, repeating step S5 and S6 send next block: after sending the block number that sets in advance, finish the transmission of notebook data frame, state machine is got back to Idle state.
2. single-carrier and ultra-wideband sending method as claimed in claim 1 is characterized in that, the value difference of the number N of the piece block of each Frame.
3. a single-carrier and ultra-wideband dispensing device is characterized in that, described device comprises:
Targeting sequencing symbol generation module is used for before sending Frame piece block quantity being set, and generates the targeting sequencing symbol according to block quantity:
Figure F2009102381825C0000023
This moment, state machine was in Idle state; Wherein, B 1, B 2...,
Figure F2009102381825C0000024
C 1, C 2..., D 1, D 2...,
Figure F2009102381825C0000026
Be respectively catching/channel estimation sequence Acquisition/Channel Estimation Sequence, SFD SFD and block length Block Length field of Frame; N 1, N 2And N 3The symbolic number of representing Acquisition/ChannelEstimation Sequence, SFD and Block Length respectively, symbol B i=1, i=1,2 ..., N 1C jAnd D kValue is 1 or 0, j=1, and 2 ..., N 2, k=1,2 ..., N 3
Leading chip sequence sending module, when being used to begin to send Frame, state machine transfers the leading attitude of transmission to from Idle state; Sending leading attitude, state machine enables long spread spectrum sequence generator and long code band spectrum modulation module, and the targeting sequencing symbol that produces according to step S1 carries out the generation of leading chip sequence, simultaneously, state machine control MUX is selected leading chip sequence branch road, carries out the output of leading chip sequence; Several clock cycle before leading chip sequence sends, state machine enables the training sequence maker and produces training sequence, and be input in the asynchronous first in first out structure, so that when leading chip sequence sends, there has been training sequence data in the asynchronous first in first out structure, when leading chip sequence sent, state machine forwarded to and sends the training sequence attitude;
Training sequence chip output module, be used for sending the training sequence attitude, state machine enables short spread spectrum sequence generator and short code band spectrum modulation module, from asynchronous first in first out structure, read training sequence and carry out the short code spread spectrum, to produce the information chip sequence, simultaneously, state machine control MUX is selected information chip sequence branch road, carries out the output of training sequence chip; Wherein, described training sequence is the field of Frame;
Load bit data generation module, be used for a period of time before training sequence sends, state machine enables scrambling, coding and the interleaving treatment to frame head Header and data Data, generate the load Bit data, and the load Bit data that obtains inputed in the asynchronous first in first out structure, so that when training sequence sends, there has been the load Bit data after the processing in the asynchronous first in first out structure, when training sequence sent, state machine forwarded to and sends the load attitude; Described load Bit data is divided into several pieces block, and block is the field of Frame, inserts Tracking Sequence field before or after each block;
Load bit data outputting module, be used for sending the load attitude, state machine enables short spread spectrum sequence generator and short code band spectrum modulation module, from asynchronous first in first out structure, read the load Bit data and carry out the short code spread spectrum, to produce the information chip sequence, simultaneously, state machine control MUX is selected information chip sequence branch road, carries out the output of load Bit data; Send after the information chip of a block, state forwards to and sends the tracking sequence attitude;
Follow the tracks of the chip sequence output module, be used for sending the tracking sequence attitude, state machine enables long spread spectrum sequence generator and long code band spectrum modulation module, and carry out the generation of tracking sequence according to tracking symbol, simultaneously, state machine control MUX is selected to follow the tracks of the chip sequence branch road, follows the tracks of the output of chip sequence; Wherein, tracking symbol is
Figure F2009102381825C0000041
E 1, E 2..., Be the tracking sequence Tracking Sequence of Frame, N 4Be the symbolic number of Tracking Sequence, symbol E m=1, m=1,2 ..., N 4
CN2009102381825A 2009-11-17 2009-11-17 Single-carrier and ultra-wideband sending method and device Expired - Fee Related CN101729485B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN2009102381825A CN101729485B (en) 2009-11-17 2009-11-17 Single-carrier and ultra-wideband sending method and device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN2009102381825A CN101729485B (en) 2009-11-17 2009-11-17 Single-carrier and ultra-wideband sending method and device

Publications (2)

Publication Number Publication Date
CN101729485A true CN101729485A (en) 2010-06-09
CN101729485B CN101729485B (en) 2012-05-16

Family

ID=42449706

Family Applications (1)

Application Number Title Priority Date Filing Date
CN2009102381825A Expired - Fee Related CN101729485B (en) 2009-11-17 2009-11-17 Single-carrier and ultra-wideband sending method and device

Country Status (1)

Country Link
CN (1) CN101729485B (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2015078270A1 (en) * 2013-11-27 2015-06-04 华为技术有限公司 Preamble sequence generation method, and timing synchronization method and device
CN110611553A (en) * 2014-03-14 2019-12-24 三星电子株式会社 Method and apparatus for encoding and decoding packets
US11665267B2 (en) 2014-03-14 2023-05-30 Samsung Electronics Co., Ltd. Method and apparatus for encoding and decoding packet

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN100389582C (en) * 2004-07-26 2008-05-21 南京邮电学院 Synchronous method of orthogonal freuency division multiplex in broadband radio insertion system
CN100551061C (en) * 2006-12-28 2009-10-14 上海交通大学 System of hand mobile digital multimedia transmission method for transmitting signals and system
CN100559785C (en) * 2007-03-19 2009-11-11 重庆邮电大学 A kind of receiving symbolic synchronous method that is used for the WiMAX system

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2015078270A1 (en) * 2013-11-27 2015-06-04 华为技术有限公司 Preamble sequence generation method, and timing synchronization method and device
US10187243B2 (en) 2013-11-27 2019-01-22 Huawei Technologies Co., Ltd. Preamble sequence generating method, timing synchronization method, and device
CN110611553A (en) * 2014-03-14 2019-12-24 三星电子株式会社 Method and apparatus for encoding and decoding packets
US11665267B2 (en) 2014-03-14 2023-05-30 Samsung Electronics Co., Ltd. Method and apparatus for encoding and decoding packet

Also Published As

Publication number Publication date
CN101729485B (en) 2012-05-16

Similar Documents

Publication Publication Date Title
US8630329B2 (en) High-speed sampling and low-precision quantification pulse ultra-wideband wireless communication method
US7221911B2 (en) Multi-band ultra-wide band communication method and system
CN103222198B (en) The device used in ultra-wideband communication system, estimator and receiver
US8576893B2 (en) Systems and methods for high data rate ultra wideband communication
CN102090016A (en) Physical layer frame format design for wideband wireless communications systems
CN102025669B (en) Short-wave data transmission method based on dual multisystem quasi-orthogonal spread-spectrum composite phase modulation
CN101056294B (en) Super broad band communication system and method for using in super broad band communication
CN101237253A (en) Self-adapted interference separation signal receiving/transmission device based on fraction Fourier conversion
CN101729485B (en) Single-carrier and ultra-wideband sending method and device
CN103297115A (en) Shortwave WAN (wide area network) diversity reception unit and method
CN101778062B (en) A kind of method of the single carrier frequency domain equalization frame constructed under short wave communication channel
KR100830588B1 (en) Uwb receiver scaling the clock frequency according to data rate and receiving method thereof
JP2024001147A (en) Improved ultra-wideband communication system
CN101719773B (en) Signal processing method and system for ultra wideband zero-intermediate frequency receiver
CN1794599B (en) Ultrabroad band modulation and receiving method used for radio sensor network
CN101951357B (en) Symbol synchronization method in OFDM-UWB system
Rakotondrainibe et al. 60 GHz high data rate wireless communication system
CN1492596A (en) Super wide band communication system and method using direct extension and pulse polarizing modulation
CN101969422A (en) Precise synchronization method for orthogonal frequency division multiplexing (OFDM)-ultra-wide bandwidth(UWB) system
Huang et al. Ultra-wideband technology for video surveillance sensor networks
CN100502257C (en) Method for suppressing multiple users interference in super wideband multiple address system
CN201042007Y (en) Short distance radio frequency spreading communication system
Kreiser et al. Improvements of IEEE 802.15. 4a for non-coherent energy detection receiver
Zou et al. A digital back-end of energy detection UWB impulse radio receiver
KR100634212B1 (en) Method and apparatus for transmitting data based OFDM

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20120516

Termination date: 20211117

CF01 Termination of patent right due to non-payment of annual fee