CN101626224B - Realizing method of driving signal - Google Patents

Realizing method of driving signal Download PDF

Info

Publication number
CN101626224B
CN101626224B CN 200910109415 CN200910109415A CN101626224B CN 101626224 B CN101626224 B CN 101626224B CN 200910109415 CN200910109415 CN 200910109415 CN 200910109415 A CN200910109415 A CN 200910109415A CN 101626224 B CN101626224 B CN 101626224B
Authority
CN
China
Prior art keywords
signal
frequency
level
low frequency
brachium pontis
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN 200910109415
Other languages
Chinese (zh)
Other versions
CN101626224A (en
Inventor
张丽宏
徐斌
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
AAC Technologies Pte Ltd
Original Assignee
Ruisheng Acoustic Technology Changzhou Co ltd
AAC Acoustic Technologies Shenzhen Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ruisheng Acoustic Technology Changzhou Co ltd, AAC Acoustic Technologies Shenzhen Co Ltd filed Critical Ruisheng Acoustic Technology Changzhou Co ltd
Priority to CN 200910109415 priority Critical patent/CN101626224B/en
Publication of CN101626224A publication Critical patent/CN101626224A/en
Application granted granted Critical
Publication of CN101626224B publication Critical patent/CN101626224B/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Abstract

The invention relates to a realizing method of a driving signal. Devices involved in the method comprise a low-frequency signal generator, a high-frequency signal generator, an H-bridge circuit and a logic circuit. The driving signal obtained by the method can realize complex driving signals of non-single period and level to directly drive electronic devices.

Description

Drive the implementation method of signal
[technical field]
The present invention relates to a kind of implementation method of signal, relate in particular to a kind of implementation method that drives signal.
[background technology]
Existing signal generator can only be realized the generation of the signal of single cycle, and like this, signal generator can only be as the single cycle signal source, and can not be as driving the direct drive electronics of signal.
Therefore, be necessary to provide a kind of implementation method of signal that drives to overcome defects.
[summary of the invention]
The technical problem to be solved in the present invention is to provide a kind of implementation method of driving signal of directly drive electronics.
The present invention solves above-mentioned technical problem by such technical scheme:
A kind of device that drives signal that produces, this device comprise at least one low frequency generator, at least one radio-frequency generator, the application of logic circuit module that links to each other with radio-frequency generator with low frequency generator respectively, the reckoning module that links to each other with application of logic circuit module and with the H bridge circuit module of calculating that module links to each other, wherein, described reckoning module can be extrapolated according to the driving signal the required brachium pontis input signal of four brachium pontis of H bridge circuit; The signal that described logical circuit sends with low frequency generator and high frequency signal generator respectively is as the input signal of logical circuit, and the brachium pontis input signal that described four brachium pontis are required is as the output signal of logical circuit.
A kind of implementation method that drives signal, this driving signal is square-wave signal, described driving signal comprises periodic signal and nonperiodic signal, described periodic signal comprises N the decomposed signal with single-frequency, nonperiodic signal comprises the positive signal with first identical level, the signal that has the negative signal of identical second electrical level and have zero level, wherein, described N is natural number, and the method comprises the steps:
Step S001: at first set a critical frequency, decomposed signal is pressed its frequency partition, the decomposed signal that will be lower than critical frequency is divided into low frequency signal, otherwise be divided into high-frequency signal, secondly low frequency signal is become n the low frequency decomposed signal with single-frequency according to different frequency decomposition, again high-frequency signal is become m the high-frequency decomposition signal with single-frequency according to different frequency decomposition, then nonperiodic signal is resolved into 2 the second low frequency decomposed signal and m high-frequency controling signals with single level according to different level, described m and n are 0 or natural number, and 2m+n=N-2;
Step S002: a low frequency generator is provided, and it can send nonperiodic signal and n low frequency decomposed signal, and a high frequency signal generator is provided, and it can send m high-frequency decomposition signal;
Step S003: a H bridge circuit is provided and calculates module, described reckoning module can be extrapolated according to the driving signal the required brachium pontis input signal of four brachium pontis of H bridge circuit;
Step S004 a: logical circuit is provided, the acquisition pattern of described logical circuit is: m the high-frequency decomposition signal that the nonperiodic signal that low frequency generator is sent and n low frequency decomposed signal and high frequency signal generator are sent is as the input signal of logical circuit, the brachium pontis input signal that described four brachium pontis are required draws logical circuit as the output signal of logical circuit.
Choosing is arranged, and the absolute value of described the first level and second electrical level is unequal.
Choosing is arranged, and the described step that draws logical circuit comprises:
Step K 001: according to the input of logical circuit, the truth table that output signal obtains logical gate;
Step K 002: try to achieve logical expression after the simplification with Karnaugh map according to truth table;
Step K 003: logical expression is carried out abbreviation and conversion;
Step K 004: draw logical circuit according to the logical expression after abbreviation and the conversion.
The reckoning step of described reckoning module is:
Step T001: the conduction level of determining four brachium pontis of H bridge circuit.
Step T002: the conducting direction of determining four brachium pontis of H bridge circuit.
Step T003: H bridge circuit forward conduction when driving the signal positive level, H bridge circuit negative sense conducting during negative level, not conducting during zero level namely obtains the conducting sequential of four brachium pontis.
Step T004: according to conducting sequential and conduction level, namely obtain four brachium pontis input signals that brachium pontis is required.
Compared with prior art, the present invention has the following advantages: can realize that by the driving signal that this method obtains the complexity of non-single cycle and level drives signal, thereby direct drive electronics, in addition, this method adopts low frequency signal to separate generation with high-frequency signal, can greatly reduce cost, and reduce the performance requirement to signal generator.
[description of drawings]
Fig. 1 is that the present invention drives the schematic diagram that drives signal in the implementation method of signal;
Fig. 2 is that the present invention drives the is olation sketch that drives signal in the implementation method of signal;
Fig. 3 is the exploded view of driving signal shown in Figure 1;
Fig. 4 is the system principle diagram that the present invention drives the implementation method of signal;
Fig. 5 is the required brachium pontis input signal of four brachium pontis that the present invention drives H bridge circuit in the implementation method of signal;
Fig. 6 the present invention drives the schematic diagram of logical expression in the implementation method of signal;
Fig. 7 the present invention drives the schematic diagram of logical circuit in the implementation method of signal;
Fig. 8 the present invention drives the schematic diagram of another kind of H bridge circuit in the implementation method of signal.
[embodiment]
Describe concrete structure of the present invention in detail below in conjunction with accompanying drawing.
A kind of device that drives signal that produces, it comprises at least one low frequency generator, at least one radio-frequency generator, the application of logic circuit module, the reckoning module that links to each other with application of logic circuit module that link to each other with radio-frequency generator with low frequency generator respectively and the H bridge circuit module that links to each other with the reckoning module.
The strict sequencing control of driving signal demand that the present invention realizes, so require low frequency generator to have regularly and tally function, such as PLC, single-chip microcomputer, DSP, FPGA and PC etc., according to concrete precision and cost requirement, can select arbitrarily wherein one or more.
High frequency signal generator can adopt multiple oscillator mode, and what the present invention adopted is Schmidt's multivibrator circuit.
As shown in Figure 1, a kind of implementation method that drives signal, this driving signal can be used for the electronic equipments such as drive motors.The driving signal that this method realizes is square-wave signal, and it comprises periodic signal and nonperiodic signal, and described periodic signal comprises N the decomposed signal with single-frequency, and described N is natural number; Nonperiodic signal comprises the positive signal with first identical level, the signal that has the negative signal of identical second electrical level and have zero level.This method comprises the steps:
Step S001: as shown in Figures 2 and 3, at first set a critical frequency, decomposed signal is pressed its frequency partition, the decomposed signal that will be lower than critical frequency is divided into low frequency signal, otherwise be divided into high-frequency signal, secondly low frequency signal is become n the low frequency decomposed signal with single-frequency according to different frequency decomposition, again high-frequency signal is become m the high-frequency decomposition signal with single-frequency according to different frequency decomposition, then nonperiodic signal is resolved into 2 the second low frequency decomposed signal and m high-frequency controling signals with single level according to different level, described m and n are 0 or natural number, and 2m+n=N-2.
Step S002: a low frequency generator is provided, and it can send nonperiodic signal and n low frequency decomposed signal, and a high frequency signal generator is provided, and it can send m high-frequency decomposition signal.
In step S001 and step S002, described critical frequency refers to the highest frequency of the signal that low frequency generator can send.In the present embodiment, can be decomposed into according to above-mentioned steps for driving signal shown in Figure 1: 1 high-frequency signal D, positive signal A, negative signal B, 1 high-frequency controling signal C and 1 low frequency signal E.
Step S003: a H bridge circuit is provided and calculates module, described reckoning module can be extrapolated according to the driving signal the required brachium pontis input signal of four brachium pontis of H bridge circuit;
The reckoning step of described reckoning module is:
Step T001: as shown in Figure 4, determine the metal-oxide-semiconductor model of four brachium pontis of H bridge circuit, namely select N-type metal-oxide-semiconductor and P type metal-oxide-semiconductor, thereby determine conduction level.Present embodiment adopts such as MP6404, and brachium pontis is P type metal-oxide-semiconductor on it, and lower brachium pontis is the N-type metal-oxide-semiconductor, in the situation that driving power meets the demands, it is more satisfactory selecting integrated bridge module, and the consistency of its each metal-oxide-semiconductor is better, and variation affected by environment also is consistent, and simplifies circuit.
Step T002: as shown in Figure 6, determine H bridge circuit conducting direction.
Step T003: H bridge circuit forward conduction when driving the signal positive level, H bridge circuit negative sense conducting during negative level, not conducting during zero level namely obtains the conducting sequential of four brachium pontis.In the present embodiment, H bridge circuit 1 and 3 brachium pontis conductings when driving the signal positive level, 2 of the H bridge circuit and 4 brachium pontis conductings during negative level.
Step T004: as shown in Figure 5, according to conducting sequential and conduction level, namely obtain four brachium pontis input signals 1,2,3,4 that brachium pontis is required.
Step S004 a: logical circuit is provided, the acquisition pattern of described logical circuit is: m the high-frequency decomposition signal that the nonperiodic signal that low frequency generator is sent and n low frequency decomposed signal and high frequency signal generator are sent is as the input signal of logical circuit, the brachium pontis input signal that described four brachium pontis are required draws logical circuit as the output signal of logical circuit.
In the present embodiment, with 1 high-frequency signal D, positive signal A, negative signal B, 1 high-frequency controling signal C and 1 the low frequency signal E input signal as logical circuit, with four brachium pontis input signal 1,2,3,4 output signals as logical circuit that brachium pontis is required, draw logical circuit.
The described step that draws logical circuit comprises:
Step K 001: according to the input of logical circuit, the truth table that output signal obtains logical gate;
Step K 002: try to achieve logical expression after the simplification with Karnaugh map according to truth table;
Step K 003: logical expression is carried out abbreviation and conversion;
Step K 004: draw logical circuit according to the logical expression after abbreviation and the conversion.
Structure by the definite logical circuit of above-mentioned steps is not unique, but needs to greatest extent abbreviation logical circuit, is beneficial to the stable and simplification of whole system.Fig. 6 is logical expression in the present embodiment.
Can make up corresponding logical circuit according to logical expression, for the stable module (Schmidt trigger) that has also added signal shaping in logical circuit of signal, physical circuit as shown in Figure 7.
For the logical circuit part, more be to introduce a kind of mentality of designing, a rather than concrete logical circuit, because the requirement according to the different driving signal, logical circuit will be adjusted in good time, for general signal, directly can realize with hardware logic electric circuit, its system is simpler, and for very complicated logical circuit, can consider to realize with FPGA, logical circuit part software implementation, realize able to programmely, so also can divide signal generation to be incorporated among the FPGA, make level of integrated system higher.
Each low frequency signal is flexible by realization that corresponding controller is programmed so signal generation divides in the driving signal of the present invention, the modification of can programming according to demand.
The first level of driving signal of the present invention and the absolute value of second electrical level can equate, also can be unequal, when the absolute value of the first level and second electrical level is unequal, only need change a little H bridge circuit part, can obtain required driving signal such as Fig. 8, repeat no more.
The low frequency signal of driving signal of the present invention and the frequency distance of high-frequency signal are larger, so the pattern that adopts low frequency signal and high-frequency signal to separate so at first can reduce the requirement to signal generator, greatly reduce cost; Secondly: can realize by multivibrator because of HFS, thus can just can change frequency range by simple replacement Resistor-Capacitor Unit, and need not to change circuit structure.
The above only is preferred embodiments of the present invention; protection scope of the present invention is not limited with above-mentioned execution mode; as long as the equivalence that those of ordinary skills do according to disclosed content is modified or changed, all should include in the protection range of putting down in writing in claims.

Claims (4)

1. one kind produces the device that drives signal, it is characterized in that: this device comprise a low frequency generator, a high frequency signal generator, the application of logic circuit module that links to each other with high frequency signal generator with low frequency generator respectively, the reckoning module that links to each other with application of logic circuit module and with the H bridge circuit module of calculating that module links to each other, wherein, described reckoning module can be extrapolated according to the driving signal the required brachium pontis input signal of four brachium pontis of H bridge circuit module; The signal that described logical circuit sends with low frequency generator and high frequency signal generator respectively is as the input signal of logical circuit, and the brachium pontis input signal that described four brachium pontis are required is as the output signal of logical circuit; Wherein, described driving signal comprises periodic signal and nonperiodic signal, described periodic signal comprises N the decomposed signal with single-frequency, nonperiodic signal comprises the positive signal with first identical level, have the negative signal of identical second electrical level and the signal with zero level, described N is natural number, at first set a critical frequency, decomposed signal is pressed its frequency partition, the decomposed signal that will be lower than critical frequency is divided into low frequency signal, otherwise be divided into high-frequency signal, secondly low frequency signal is become n the low frequency decomposed signal with single-frequency according to different frequency decomposition, again high-frequency signal is become m the high-frequency decomposition signal with single-frequency according to different frequency decomposition, then nonperiodic signal is resolved into 2 the second low frequency decomposed signal and m high-frequency controling signals with single level according to different level, described m and n are 0 or natural number, described low frequency generator can send nonperiodic signal and n low frequency decomposed signal, described high frequency signal generator, it can send m high-frequency decomposition signal; Wherein, the reckoning step of described reckoning module is:
Step T001: the conduction level of determining four brachium pontis of H bridge circuit module;
Step T002: the conducting direction of determining four brachium pontis of H bridge circuit module;
Step T003: H bridge circuit module forward conduction when driving the signal positive level, H bridge circuit module negative sense conducting during negative level, not conducting during zero level namely obtains the conducting sequential of four brachium pontis;
Step T004: according to conducting sequential and conduction level, namely obtain four brachium pontis input signals that brachium pontis is required.
2. implementation method that drives signal, this driving signal is square-wave signal, described driving signal comprises periodic signal and nonperiodic signal, described periodic signal comprises N the decomposed signal with single-frequency, nonperiodic signal comprises the positive signal with first identical level, the signal that has the negative signal of identical second electrical level and have zero level, wherein, described N is natural number, and the method comprises the steps:
Step S001: at first set a critical frequency, decomposed signal is pressed its frequency partition, the decomposed signal that will be lower than critical frequency is divided into low frequency signal, otherwise be divided into high-frequency signal, secondly low frequency signal is become n the low frequency decomposed signal with single-frequency according to different frequency decomposition, again high-frequency signal is become m the high-frequency decomposition signal with single-frequency according to different frequency decomposition, then nonperiodic signal is resolved into 2 the second low frequency decomposed signal and m high-frequency controling signals with single level according to different level, described m and n are 0 or natural number;
Step S002: a low frequency generator is provided, and it can send nonperiodic signal and n low frequency decomposed signal, and a high frequency signal generator is provided, and it can send m high-frequency decomposition signal;
Step S003: a H bridge circuit is provided and calculates module, described reckoning module can be extrapolated according to the driving signal the required brachium pontis input signal of four brachium pontis of H bridge circuit;
Step S004 a: logical circuit is provided, the acquisition pattern of described logical circuit is: m the high-frequency decomposition signal that the nonperiodic signal that low frequency generator is sent and n low frequency decomposed signal and high frequency signal generator are sent is as the input signal of logical circuit, the brachium pontis input signal that described four brachium pontis are required draws logical circuit as the output signal of logical circuit.
3. the implementation method of driving signal according to claim 2, it is characterized in that: the absolute value of described the first level and second electrical level is unequal.
4. according to claim 2 or the implementation method of 3 described driving signals, it is characterized in that: the described step that draws logical circuit comprises:
Step K 001: according to the input of logical circuit, the truth table that output signal obtains logical gate;
Step K 002: try to achieve logical expression after the simplification with Karnaugh map according to truth table;
Step K 003: logical expression is carried out abbreviation and conversion;
Step K 004: draw logical circuit according to the logical expression after abbreviation and the conversion.
CN 200910109415 2009-08-17 2009-08-17 Realizing method of driving signal Expired - Fee Related CN101626224B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN 200910109415 CN101626224B (en) 2009-08-17 2009-08-17 Realizing method of driving signal

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN 200910109415 CN101626224B (en) 2009-08-17 2009-08-17 Realizing method of driving signal

Publications (2)

Publication Number Publication Date
CN101626224A CN101626224A (en) 2010-01-13
CN101626224B true CN101626224B (en) 2013-05-01

Family

ID=41521933

Family Applications (1)

Application Number Title Priority Date Filing Date
CN 200910109415 Expired - Fee Related CN101626224B (en) 2009-08-17 2009-08-17 Realizing method of driving signal

Country Status (1)

Country Link
CN (1) CN101626224B (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102033568B (en) * 2010-11-01 2012-08-29 瑞声声学科技(深圳)有限公司 Multifunctional signal generator and realization method thereof
CN107370441A (en) * 2017-07-24 2017-11-21 郝熠哲 A kind of method of the logic circuit of the operation of control stepping motor three-phase six

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN88204041U (en) * 1988-04-04 1988-12-21 广州中医学院 Galvanic acupuncture instrument with music and multifrequency output function
US6523051B1 (en) * 1998-07-09 2003-02-18 Canon Kabushiki Kaisha Digital signal transformation device and method
CN1611963A (en) * 2003-10-31 2005-05-04 三菱电机株式会社 Signal analysis

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN88204041U (en) * 1988-04-04 1988-12-21 广州中医学院 Galvanic acupuncture instrument with music and multifrequency output function
US6523051B1 (en) * 1998-07-09 2003-02-18 Canon Kabushiki Kaisha Digital signal transformation device and method
CN1611963A (en) * 2003-10-31 2005-05-04 三菱电机株式会社 Signal analysis

Also Published As

Publication number Publication date
CN101626224A (en) 2010-01-13

Similar Documents

Publication Publication Date Title
CN103117732B (en) Multi-channel video pulse signal generation device and method
CN102177653B (en) Vibration motor driving apparatus using a serial interface
CN104660098A (en) Low-frequency PWM and single neuron self-adaption-based ultrasonic motor control system
CN204086979U (en) A kind of electric vehicle motor controller hardware-in―the-loop test system
CN102752099B (en) Lorenz chaotic signal generator
CN101626224B (en) Realizing method of driving signal
CN106681213A (en) Automatic code generating loading platform system
CN102830629B (en) Testing device and method of power electronic control system
CN103219971A (en) Sinusoidal pulse width modulation (SPWM) impulse wave production system based on modulating wave period normalization
CN104252550A (en) High-performance real-time simulation method based on FPGA (field programmable gate array)
CN103885034A (en) Digital signal processing device for radar
CN202043085U (en) Full process adjustable digital pulse width modulator based on oscillation ring circuit
CN103684263B (en) A kind of method based on the simple mixed signal generator of chip microcontroller
CN112579495B (en) GPIO controller
Xu et al. Hardware design of a kind of grid multi-scroll chaotic system based on a MSP430f169 chip
CN210090954U (en) Neuron analog circuit
CN202110904U (en) Program-controlled resistor
CN104133545B (en) The state machine of the power management module of System on Chip/SoC and its creation method
CN202632604U (en) Signal processing comprehensive experiment platform
CN104765338A (en) General parallel piston engine signal simulator
CN206833184U (en) Interface module for microcontroller
CN202475298U (en) Cascading type multi-level frequency converter based on FPGA (Field Programmable Gate Array) driving and generation
CN206226395U (en) A kind of switching frequency pulse generation device high
CN108172057A (en) Parallel hybrid electric vehicle energy flow demonstrator
CN205754094U (en) A kind of intelligent digital excitation control system

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
TR01 Transfer of patent right

Effective date of registration: 20170727

Address after: Singapore Ang Mo Kio 65 Street No. 10 techpoint Building 1 floor, No. 8

Co-patentee after: AAC Acoustic Technologies (Changzhou) Co.,Ltd.

Patentee after: AAC TECHNOLOGIES Pte. Ltd.

Address before: 518057 Nanshan District province high tech Industrial Park, Shenzhen, North West New Road, No. 18

Co-patentee before: AAC Acoustic Technologies (Changzhou) Co.,Ltd.

Patentee before: AAC ACOUSTIC TECHNOLOGIES (SHENZHEN) Co.,Ltd.

TR01 Transfer of patent right
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20130501

Termination date: 20210817

CF01 Termination of patent right due to non-payment of annual fee