CN101581848A - Liquid crystal display panel - Google Patents
Liquid crystal display panel Download PDFInfo
- Publication number
- CN101581848A CN101581848A CNA2009101496906A CN200910149690A CN101581848A CN 101581848 A CN101581848 A CN 101581848A CN A2009101496906 A CNA2009101496906 A CN A2009101496906A CN 200910149690 A CN200910149690 A CN 200910149690A CN 101581848 A CN101581848 A CN 101581848A
- Authority
- CN
- China
- Prior art keywords
- display panels
- circuit
- closed
- region
- pattern
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Landscapes
- Liquid Crystal (AREA)
- Devices For Indicating Variable Information By Combining Individual Elements (AREA)
Abstract
The invention discloses a liquid crystal display panel comprising an active element array substrate, frame glue, a liquid crystal layer and opposite substrates. The active element array substrate is provided with a display area, a first circuit area and a second circuit area. The first circuit area is positioned beside a first edge of the display area; the second circuit area is positioned beside a second edge of the display area; and the first edge and the second edge are adjacent. The frame glue is coated on the active element array substrate so as to form a closed pattern and a dividing pattern. The dividing pattern is connected with the closed pattern and divides the closed pattern into a first closed area and a second closed area. The display area is positioned in the first closed area, while the first circuit area is positioned in the second closed area. The liquid crystal layer is configured in the first closed area, and the opposite substrates are configured on the frame glue. The invention can reduce the capacitance value of the first circuit area, further reduce power consumption of the first circuit area, therefore, the liquid crystal display panel has the advantage of lower power consumption.
Description
Technical field
The present invention relates to a kind of display panel, and be particularly related to a kind of display panels.
Background technology
Along with the progress of plane display technique add flat-panel screens have in light weight, volume is little and advantage such as power saving, flat-panel screens is more and more universal.Common flat-panel screens has LCD (liquidcrystal display, LCD), plasma scope (plasma display panel, PDP), organic light emitting diode display (organic light emitting diode display, OLED display) and electrophoretic display device (EPD) (electrophoretic display, EPD) etc., wherein the popularity rate with LCD is the highest again.
LCD comprises display panels (LCD panel) and backlight module (backlightmodule), and wherein display panels mainly comprises two substrates and is disposed at liquid crystal layer between this two substrate.Fig. 1 is the diagrammatic cross-section of known a kind of display panels, and Fig. 2 is the thin-film transistor array base-plate of display panels of Fig. 1 and the schematic top plan view of frame glue.Please refer to Fig. 1 and Fig. 2, known display panels 100 comprises thin-film transistor array base-plate (thin film transistor arraysubstrate) 110, colored optical filtering substrates (color filter substrate) 120, frame glue (sealant) 130 and liquid crystal layer 140, and its center glue 130 is in order to combination film transistor (TFT) array substrate 110 and colored optical filtering substrates 120.Liquid crystal layer 140 is to be disposed between thin-film transistor array base-plate 110 and the colored optical filtering substrates 120, and is positioned at the closed region that frame glue 130 is crossed.
Hold above-mentionedly, thin-film transistor array base-plate 110 has viewing area 112 and is positioned at other grid circuit district 114, viewing area 112 and source circuit district 116.Source circuit district 116 comprises source driving chip 117, and grid circuit district 114 comprises that then grid drive chip is integrated in substrate (gate on array, circuit GOA).Also promptly, to be integrated in the circuit of substrate be to form simultaneously with thin film transistor (TFT) array to grid drive chip.
In known technology, grid circuit district 114 is positioned at frame glue 130 closed region that crosses, and is subjected to the influence of the aqueous vapor of external environment to avoid grid circuit district 114.Yet, because viewing area 112 is positioned at the same closed region that frame glue 130 is crossed with grid circuit district 114, so the liquid crystal molecule of liquid crystal layer 140 can be distributed in viewing area 112 and 114 tops, grid circuit district.Because the specific inductive capacity of liquid crystal molecule is big (usually greater than more than 6), so can increase the capacitance in grid circuit district 114, so will cause known display panels 100 to have the higher shortcoming of power consumption.
Summary of the invention
The invention provides a kind of display panels, it has the lower advantage of power consumption.
For reaching above-mentioned advantage, the present invention proposes a kind of display panels, and it comprises active elements array substrates, frame glue, liquid crystal layer and subtend substrate.Active elements array substrates has viewing area, first circuit region and second circuit district.First circuit region is positioned at by first limit of viewing area, and the second circuit district is positioned at by second limit of viewing area, and first limit is adjacent with second limit.Frame glue is coated on the active elements array substrates, to form closed pattern and to separate pattern.Separate pattern and connect closed pattern, and be separated out first closed region and second closed region in closed pattern, wherein the viewing area is positioned at first closed region, and first circuit region is positioned at second closed region.Liquid crystal layer is disposed in first closed region, and the subtend substrate is disposed on the frame glue.
In one embodiment of this invention, the first above-mentioned circuit region comprises that grid drive chip is integrated in the circuit of substrate.
In one embodiment of this invention, the first above-mentioned circuit region comprises that source driving chip is integrated in substrate (source on array, circuit SOA).
In one embodiment of this invention, above-mentioned second circuit district also is positioned at second closed region.In addition, first circuit region for example comprises that grid drive chip is integrated in the circuit of substrate, and the second circuit district for example comprises that source driving chip is integrated in the circuit of substrate.In addition, separating pattern for example is to be positioned at first limit of viewing area and intersection and second limit of viewing area and the intersection in second circuit district of first circuit region.The shape of separating pattern for example is L shaped.
In one embodiment of this invention, above-mentioned separation pattern is positioned at first limit of viewing area and the intersection of first circuit region.
In one embodiment of this invention, above-mentioned separation pattern is shaped as strip.
In one embodiment of this invention, above-mentioned closed pattern is shaped as rectangle.
In one embodiment of this invention, the bending place of above-mentioned closed pattern is circular-arc.
In one embodiment of this invention, the second above-mentioned closed region is full of low-pressure gas.
In one embodiment of this invention, the specific inductive capacity of above-mentioned low-pressure gas is between 1 and 6.
In one embodiment of this invention, the second above-mentioned closed region is a vacuum area.
In one embodiment of this invention, above-mentioned subtend substrate around all link to each other with closed pattern.
In one embodiment of this invention, above-mentioned active elements array substrates is a thin-film transistor array base-plate, and the subtend substrate can be a colored optical filtering substrates.
In one embodiment of this invention, above-mentioned active elements array substrates is the thin-film transistor array base-plate with color filter film, and the subtend substrate can be the glass substrate with common electrode.
In display panels of the present invention, because first circuit region is positioned at different closed regions with the viewing area, so first circuit region top does not have liquid crystal molecule.So, can reduce the capacitance of first circuit region, and then reduce the power consumption of first circuit region.Therefore, display panels of the present invention has the lower advantage of power consumption.
For above-mentioned and other purposes, feature and advantage of the present invention can be become apparent, preferred embodiment cited below particularly, and conjunction with figs. are described in detail below.
Description of drawings
Fig. 1 is the diagrammatic cross-section of known a kind of display panels.
Fig. 2 is the thin-film transistor array base-plate of display panels of Fig. 1 and the schematic top plan view of frame glue.
Fig. 3 is the diagrammatic cross-section of a kind of display panels of one embodiment of the invention.
Fig. 4 is the active elements array substrates of display panels of Fig. 3 and the schematic top plan view of frame glue.
Fig. 5 is the schematic top plan view of the display panels of Fig. 3.
Fig. 6 is the schematic top plan view of a kind of display panels of another embodiment of the present invention.
Fig. 7 is the active elements array substrates of display panels of Fig. 6 and the schematic top plan view of frame glue.
Fig. 8 is the schematic top plan view of a kind of display panels of another embodiment of the present invention.
Fig. 9 is the active elements array substrates of display panels of Fig. 8 and the schematic top plan view of frame glue.
And the description of reference numerals in the above-mentioned accompanying drawing is as follows:
100,200,200 ', 200 ": display panels
110: thin-film transistor array base-plate
112,212,212 ', 212 ": the viewing area
114: the grid circuit district
116: the source circuit district
117,217: source driving chip
120: colored optical filtering substrates
130,230,230 ": frame glue
140,240: liquid crystal layer
210,210 ', 210 ": active elements array substrates
211,211 ', 211 ": first limit
213,213 ', 213 ": second limit
214,214 ', 214 ": first circuit region
216,216 ', 216 ": the second circuit district
219: grid drive chip
220: the subtend substrate
231,231 ": first closed region
232,232 ": closed pattern
233,233 ": second closed region
234,234 ": separate pattern
Embodiment
Fig. 3 is the diagrammatic cross-section of a kind of display panels of one embodiment of the invention, and Fig. 4 is the active elements array substrates of display panels of Fig. 3 and the schematic top plan view of frame glue, and Fig. 5 is the schematic top plan view of the display panels of Fig. 3.Please earlier with reference to Fig. 3 and Fig. 4, the display panels 200 of present embodiment comprises active elements array substrates 210, subtend substrate 220, frame glue 230 and liquid crystal layer 240.Active elements array substrates 210 has viewing area 212, first circuit region 214 and second circuit district 216.First circuit region 214 is positioned at 211 sides, first limit of viewing area 212, and second circuit district 216 is positioned at 213 sides, second limit of viewing area 212, and first limit 211 is adjacent with second limit 213.In other words, first circuit region 214 is adjacent with second circuit district 216.In addition, frame glue 230 is coated on the active elements array substrates 210, to form closed pattern 232 and to separate pattern 234.Separate pattern 234 and connect closed pattern 232, and in closed pattern 232, be separated out first closed region 231 and second closed region 233.Viewing area 212 is positioned at first closed region 231, and first circuit region 214 is positioned at second closed region 233.In addition, liquid crystal layer 240 is disposed in first closed region 231, and subtend substrate 220 is disposed on the frame glue 230.
In the above-mentioned display panels 200, active elements array substrates 210 can be thin-film transistor array base-plate, and subtend substrate 220 can be colored optical filtering substrates.In another embodiment, active elements array substrates 210 can be the thin-film transistor array base-plate with color filter film, and subtend substrate 220 can be the glass substrate with common electrode.In addition, as shown in Figure 5, for example all link to each other around the subtend substrate 220, can prevent that so first circuit region 214 is subjected to the influence of the aqueous vapor of external environment with closed pattern 232.In addition, first circuit region 214 for example comprises that grid drive chip is integrated in the circuit of substrate, and in other words, the circuit of grid drive chip is to form simultaneously with active device array.Second circuit district 216 for example comprises source driving chip 217.
In the present embodiment, the shape of closed pattern 232 for example is a rectangle, and separating pattern 234 for example is to be positioned at first limit 211 of viewing area 212 and the intersection of first circuit region 214, and the shape of separation pattern 234 for example is a strip.In addition, though the bending place of closed pattern 232 is the right angle bending in Fig. 4, it is circular-arc that the bending place of closed pattern 232 also can be.In addition, second closed region 233 for example is vacuum area or is full of low-pressure gas, and wherein the specific inductive capacity of low-pressure gas is between 1 and 6, and the specific inductive capacity of common low-pressure gas is about 1.04.
The manufacture method of the display panels 200 of present embodiment for example is prior to coating frame glue 230 on the active elements array substrates 210, to form first closed region 231 and second closed region 233 on active elements array substrates 210.Afterwards, carry out that (one drop fill) technology splashes into liquid crystal molecule in first closed region 231 under the liquid crystal drop, to form liquid crystal layer 240.Afterwards, by frame glue 230 in conjunction with subtend substrate 220 and active elements array substrates 210.
Because the obstruct of separation pattern 234 is arranged between first closed region 231 and second closed region 233, so under carrying out liquid crystal drop during technology, liquid crystal molecule can not enter in second closed region 233.In other words, second closed region 233 is vacuum area or only is full of low-pressure gas.Because the specific inductive capacity of low-pressure gas is less than 6, and the specific inductive capacity of vacuum more only is 1, thus the capacitance of first circuit region 214 can be reduced, to reduce the power consumption of first circuit region 214.Therefore, the display panels 200 of present embodiment has the lower advantage of power consumption.In addition, the liquid crystal layer 240 of present embodiment only is distributed in viewing area 212, thus can save the consumption of liquid crystal molecule, to reduce production costs.
Fig. 6 is the schematic top plan view of a kind of display panels of another embodiment of the present invention, and Fig. 7 is the active elements array substrates of display panels of Fig. 6 and the schematic top plan view of frame glue.Please refer to Fig. 6 and Fig. 7, the display panels 200 ' of present embodiment is similar to above-mentioned display panels 200, below only describes at its difference place.First limit, 211 ' the first other circuit region 214 ' of the viewing area 212 ' of the active elements array substrates 210 ' of present embodiment for example comprises that source driving chip is integrated in the circuit of substrate, in other words, the circuit of source driving chip is to form simultaneously with active device array.213 ' the other second circuit district 216 ', second limit of viewing area 212 ' for example comprises grid drive chip 219.
Similar to the aforementioned embodiment, because the obstruct of separating pattern 234 is arranged between first closed region 231 and second closed region 233, so liquid crystal molecule can not enter in second closed region 233.In other words, second closed region 233 is for vacuum area or only be full of low-pressure gas, thus can reduce the capacitance of first circuit region 214 ', to reduce the power consumption of first circuit region 214 '.Therefore, the display panels 200 ' of present embodiment has the lower advantage of power consumption.
Fig. 8 is the schematic top plan view of a kind of display panels of another embodiment of the present invention, and Fig. 9 is the active elements array substrates of display panels of Fig. 8 and the schematic top plan view of frame glue.Please refer to Fig. 8 and Fig. 9, the display panels 200 of present embodiment " similar to above-mentioned display panels 200, below only describe at its difference place.The active elements array substrates 210 of present embodiment " viewing area 212 " first limit 211 " the first other circuit region 214 " for example comprise that grid drive chip is integrated in the circuit of substrate, and viewing area 212 " second limit 213 " other second circuit district 216 " for example comprise that source driving chip is integrated in the circuit of substrate.In other words, the circuit of the circuit of source driving chip and grid drive chip is to form simultaneously with active device array.In addition, separate pattern 234 " except being positioned at viewing area 212 " first limit 211 " with first circuit region 214 " intersection, also extend to viewing area 212 " second limit 213 " with second circuit district 216 " intersection.In the present embodiment, separate pattern 234 " shape for example be L shaped, and separation pattern 234 " two ends be to be connected in closed pattern 232 " different edge.
Similar to display panels 200, because first closed region 231 " with second closed region 233 " between separation pattern 234 is arranged " obstruct, so liquid crystal molecule can not enter second closed region 233 " in.In other words, second closed region 233 " for vacuum area or only be full of low-pressure gas, so can reduce by first circuit region 214 " with second circuit district 216 " capacitance, and then reduce by first circuit region 214 " with second circuit district 216 " power consumption.Therefore, the display panels 200 of present embodiment " have a lower advantage of power consumption.
In sum, display panels of the present invention has following advantage at least:
1. the present invention separates viewing area and circuit region by the separation pattern of frame glue, so can prevent that liquid crystal molecule from entering in the circuit region.So, can reduce the capacitance of circuit region, and then reduce the power consumption of circuit region.Therefore, display panels of the present invention has the lower advantage of power consumption.
2. compared to known technology, the liquid crystal layer of display panels of the present invention only is distributed in the viewing area, thus can save the consumption of liquid crystal molecule, to reduce production costs.
Though the present invention with preferred embodiment openly as above; yet it is not in order to limit the present invention; those of ordinary skills; without departing from the spirit and scope of the present invention; when can doing a little change and retouching, so protection scope of the present invention is as the criterion when looking the scope that claim defined of enclosing.
Claims (19)
1. display panels comprises:
One active elements array substrates, have a viewing area, one first circuit region and a second circuit district, this first circuit region is positioned at by one first limit of this viewing area, and this second circuit district is positioned at by one second limit of this viewing area, and this first limit is adjacent with this second limit;
One frame glue, coat on this active elements array substrates, separate pattern to form a closed pattern and, this separation pattern connects this closed pattern, and in this closed pattern, be separated out one first closed region and one second closed region, wherein this viewing area is positioned at this first closed region, and this first circuit region is positioned at this second closed region;
One liquid crystal layer is disposed in this first closed region; And
One subtend substrate is disposed on this frame glue.
2. display panels as claimed in claim 1, wherein this first circuit region comprises that grid drive chip is integrated in the circuit of substrate.
3. display panels as claimed in claim 1, wherein this first circuit region comprises that source driving chip is integrated in the circuit of substrate.
4. display panels as claimed in claim 1, wherein this second circuit district also is positioned at this second closed region.
5. display panels as claimed in claim 4, wherein this first circuit region comprises that grid drive chip is integrated in the circuit of substrate, and this second circuit district comprises that source driving chip is integrated in the circuit of substrate.
6. display panels as claimed in claim 4, wherein this separation pattern is positioned at this first limit of this viewing area and intersection and this second limit of this viewing area and the intersection in this second circuit district of this first circuit region.
7. display panels as claimed in claim 6, wherein this separation pattern be shaped as L shaped.
8. display panels as claimed in claim 1, wherein this separation pattern is positioned at this first limit of this viewing area and the intersection of this first circuit region.
9. display panels as claimed in claim 8, wherein this separation pattern is shaped as strip.
10. display panels as claimed in claim 1, wherein this closed pattern is shaped as rectangle.
11. display panels as claimed in claim 10, wherein the bending place of this closed pattern is circular-arc.
12. display panels as claimed in claim 1, wherein this second closed region is full of low-pressure gas.
13. display panels as claimed in claim 12, wherein the specific inductive capacity of this low-pressure gas is between 1 and 6.
14. display panels as claimed in claim 1, wherein this second closed region is a vacuum area.
15. display panels as claimed in claim 1, wherein this subtend substrate all links to each other with this closed pattern on every side.
16. display panels as claimed in claim 1, wherein this active elements array substrates is a thin-film transistor array base-plate.
17. display panels as claimed in claim 16, wherein this subtend substrate is a colored optical filtering substrates.
18. display panels as claimed in claim 1, wherein this active elements array substrates is the thin-film transistor array base-plate with color filter film.
19. display panels as claimed in claim 18, wherein this subtend substrate is the glass substrate with common electrode.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNA2009101496906A CN101581848A (en) | 2009-06-19 | 2009-06-19 | Liquid crystal display panel |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNA2009101496906A CN101581848A (en) | 2009-06-19 | 2009-06-19 | Liquid crystal display panel |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN101581848A true CN101581848A (en) | 2009-11-18 |
Family
ID=41364060
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CNA2009101496906A Pending CN101581848A (en) | 2009-06-19 | 2009-06-19 | Liquid crystal display panel |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN101581848A (en) |
Cited By (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN107329300A (en) * | 2017-07-06 | 2017-11-07 | 惠科股份有限公司 | Display panel and manufacturing method thereof |
| CN107908047A (en) * | 2017-12-21 | 2018-04-13 | 惠科股份有限公司 | Display panel and display device |
| CN109324429A (en) * | 2018-10-11 | 2019-02-12 | 深圳市华星光电技术有限公司 | A kind of restorative procedure of display panel, display panel and device |
| WO2020015094A1 (en) * | 2018-07-17 | 2020-01-23 | 惠科股份有限公司 | Display panel |
| CN113204934A (en) * | 2021-04-30 | 2021-08-03 | 深圳市华星光电半导体显示技术有限公司 | Layout method, layout device, layout controller and storage medium |
-
2009
- 2009-06-19 CN CNA2009101496906A patent/CN101581848A/en active Pending
Cited By (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN107329300A (en) * | 2017-07-06 | 2017-11-07 | 惠科股份有限公司 | Display panel and manufacturing method thereof |
| WO2019006905A1 (en) * | 2017-07-06 | 2019-01-10 | 惠科股份有限公司 | Display panel and manufacturing method therefor |
| CN107908047A (en) * | 2017-12-21 | 2018-04-13 | 惠科股份有限公司 | Display panel and display device |
| CN107908047B (en) * | 2017-12-21 | 2020-09-04 | 惠科股份有限公司 | Display panel and display device |
| WO2020015094A1 (en) * | 2018-07-17 | 2020-01-23 | 惠科股份有限公司 | Display panel |
| CN109324429A (en) * | 2018-10-11 | 2019-02-12 | 深圳市华星光电技术有限公司 | A kind of restorative procedure of display panel, display panel and device |
| CN113204934A (en) * | 2021-04-30 | 2021-08-03 | 深圳市华星光电半导体显示技术有限公司 | Layout method, layout device, layout controller and storage medium |
| CN113204934B (en) * | 2021-04-30 | 2024-01-30 | 深圳市华星光电半导体显示技术有限公司 | Layout method, layout device, controller and storage medium |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US10451942B2 (en) | Display device | |
| US8586171B2 (en) | Display panel | |
| US8810751B2 (en) | Liquid crystal display panel and manufacturing method thereof | |
| CN108873496A (en) | A kind of production method of liquid crystal panel motherboard and liquid crystal display panel | |
| US20110255034A1 (en) | Display device | |
| US20090046235A1 (en) | Display panel | |
| US11221529B2 (en) | Manufacturing method for a narrow border display screen and display device | |
| CN103472607A (en) | Display panel and manufacturing method thereof | |
| CN102289111A (en) | Display panel | |
| KR20100063983A (en) | Flexible liquid crystal display device and the method for fabricating thereof | |
| CN102768443A (en) | Liquid crystal display panel and display device applied thereby | |
| US9104057B2 (en) | Liquid-crystal display (LCD) panel capable of achieving low-temperature display | |
| CN101581848A (en) | Liquid crystal display panel | |
| US9110340B2 (en) | Array substrate, liquid crystal panel and liquid crystal display device comprising protrusion electrode parts | |
| US10191313B2 (en) | Liquid crystal panel and thin film transistor array substrate thereof | |
| CN103163699B (en) | For capacitor and the liquid crystal display of non-crystalline silicon grid drive circuit | |
| CN102902117A (en) | Liquid crystal display panel and display device applied by liquid crystal display panel | |
| WO2021056769A1 (en) | Display panel and manufacturing method therefor | |
| KR102144278B1 (en) | Liquid crystal display apparatus and method for manufacturing the same | |
| US20140022501A1 (en) | Liquid crystal display panel and display apparatus using the same | |
| US10663782B2 (en) | Liquid crystal panel and thin film transistor array substrate thereof | |
| CN106547148A (en) | Display panels | |
| CN114935856B (en) | Display panel, manufacturing method thereof and display device | |
| US10795223B2 (en) | Display device | |
| US11205666B2 (en) | Array substrate and display panel |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C02 | Deemed withdrawal of patent application after publication (patent law 2001) | ||
| WD01 | Invention patent application deemed withdrawn after publication |
Open date: 20091118 |