CN101416408A - Method and apparatus for reducing the processing rate of a chip-level equalization receiver - Google Patents

Method and apparatus for reducing the processing rate of a chip-level equalization receiver Download PDF

Info

Publication number
CN101416408A
CN101416408A CNA2005800378207A CN200580037820A CN101416408A CN 101416408 A CN101416408 A CN 101416408A CN A2005800378207 A CNA2005800378207 A CN A2005800378207A CN 200580037820 A CN200580037820 A CN 200580037820A CN 101416408 A CN101416408 A CN 101416408A
Authority
CN
China
Prior art keywords
sample data
filter coefficient
correction term
data stream
receiver
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CNA2005800378207A
Other languages
Chinese (zh)
Inventor
潘俊霖
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
InterDigital Technology Corp
Original Assignee
InterDigital Technology Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by InterDigital Technology Corp filed Critical InterDigital Technology Corp
Publication of CN101416408A publication Critical patent/CN101416408A/en
Pending legal-status Critical Current

Links

Images

Abstract

A method and an apparatus for reducing the processing rate when performing chip-level equalization (CLE) in a code division multiple access (CDMA) receiver which includes an equalizer filter. Signals received by at least one antenna of the receiver are sampled at M times the chip rate. Each sample stream is split into M sample data streams at the chip rate. Multipath combining is preferably performed on each split sample data stream. The sample data streams are then combined into one combined sample data stream at the chip rate. The equalizer filter performs equalization on the combined sample stream at the chip rate. Filter coefficients are adjusted by adding a correction term to the filter coefficients utilized by the equalizer filter for a previous iteration.

Description

Reduce the method and the device of wafer scale eqalizing cricuit receiver processing speed
Technical field
The present invention is about a kind of code division multiple access (CDMA) receiver.More particular words it, the present invention is about a kind of method and device that carries out reducing when wafer scale etc. is changed (CLE) processing speed in the CDMA receiver.
Background technology
The wafer scale eqalizing cricuit is the CDMA receiver, for example is used in the suitable candidate of the receiver in wireless transmission/receive unit (WTRUs) and the base station.One normalization lowest mean square (NLMS) type CLE receiver provides the outstanding representation that is better than a Rake receiver for high data rate services such as high speed downlink packet access (HSDPA).One typical N LMS receiver is made up of an equalizer filter and a NLMS algorithm.This equalizer filter is a finite impulse response (FIR) (FIR) filter normally.
The NLMS algorithm is used to be used as tap coefficient generator (tap coefficients generator).It produces the suitable tap coefficient that used by equalizer filter and is upgraded appositely and repeatedly with an in good time benchmark.Generally speaking, tap coefficient produces operation and comprises error signal computation, vector norm calculation and leak the integration that overflows to produce and to upgrade these tap coefficients.
(over-sampling) handles because crossing among the CLE taken a sample in the high complexity system of CLE.One typical CLE comprises eqalizing cricuit filtering, the renewal of tap-weights vector, vector norm square calculating or similar operations, and these all are according to the twice of chip rate (chiprate) or more times of runnings.The twice chip rate is crossed sampling and is handled the non-twice complexity of crossing the complexity of sampling processing of the chip rate that causes in the equalizer filter.
Summary of the invention
The present invention is about a kind of method and device that is used for reducing processing speed when the CDMA receiver that contains an equalizer filter carries out CLE.The signal that at least one antenna of this receiver receives is taken a sample according to M times of chip rate.Each sample stream is separated into M sample data stream according to chip rate.Preferablely each division sample data stream is carried out multipath merge.According to chip rate these sample data stream are merged into a combined sample data stream then.This equalizer filter according to chip rate to this combined sample stream grade.Filter coefficient is changed the filter coefficient that filters are used for a previous iteration and is adjusted because of a correction term adds to these.
Description of drawings
Of the present inventionly further understand and can from following detailed description, obtain, below describe system in detail and propose with way of example and should read together with alterations, graphic in:
Fig. 1 is a calcspar according to the example CDMA receiver of first embodiment of the invention construction;
Fig. 2 is a calcspar according to the example CDMA receiver of second embodiment of the invention construction;
Fig. 3 A and Fig. 3 B are one, and it is a calcspar according to the example CDMA receiver of third embodiment of the invention construction; And
Fig. 4 one is used for carrying out the non-flow chart of crossing the program that sampling handles at the CDMA receiver according to the present invention.
Embodiment
The graphic explanation preferred embodiment of following reference is wherein represented similar elements with same numbers.
Hereinafter, the non-limitation of term " WTRU " comprises user's equipment (UE), a mobile radio station, a kneetop computer, a PDA(Personal Digital Assistant), affixed or moving user unit, a calling set or any other type of device that can operate in wireless environment.Hereinafter, the non-limitation of term " base station " comprises that any other tipping that is situated between in an access point (AP), a B node (Node-B), a site controller or the wireless environment puts type.
Feature of the present invention can be merged in the integrated circuit (IC) or be configured in one and comprise in the circuit of multiple interconnect assembly.
Following reference one NLMS algorithm is explained the present invention.But it will be appreciated that the change such as ecad of any kind or filtering such as lowest mean square (LMS), Griffith algorithm, channel assessment type NLMS (CE-NLMS), and other iteration or the algorithm of pulling over.
Fig. 1 is a calcspar according to the example CDMA receiver of first embodiment of the invention construction.CDMA receiver 100 comprises at least one antenna 102, a sampler 104, a tandem-parallel (S/P) transducer 106, two multipath combiner 108A and 108B, and crosses sample combiner 110 and the non-sample process NLMS eqalizing cricuit 112 of crossing of one 1 * chip rate.NLMS eqalizing cricuit 112 comprises an equalizer filter 114 and a tap coefficient generator 116.
Signal is received by antenna 102 and sampled device 104 is taken a sample according to the twice chip rate.Sampler 104 outputs one sample data crossfire 105, it is separated into a strange sample data stream 107A and an even sample data stream 107B by S/P transducer 106.Therefore, the chip rate of the signal of S/P transducer 106 outputs is one times of (1 *) chip rate.
This strange and even sample data stream 107A, 107B are admitted in multipath combiner 108A, the 108B corresponding.Multipath is the signals diverging that causes from the object reflection because of signal in the time domain.Same signal may arrive at receiver (depending on reflective distance) early or late at different time because of reflex, and possesses various amplitude and phase place because of the decline effect.Multipath combiner 108A, 108B concentrate and merge a primary signal and disperse signal (multi-path signal or hysteresis copy) with the lifting receiving quality with its hysteresis.Each of sample data stream 107A, 107B has a sample crossfire and one or more hysteresis sample stream.The quantity of delayed sample data streams depends on the quantity of the multipath of primary signal experience.
Multipath or the hysteresis copy of multipath combiner 108A, 108B combined signal data streaming 107A, 107B.Maximum ratio merges (MRC) can be used to the multipath merging.Multipath composite signal data streaming 109A, the 109B that each multipath combiner 108A, 108B are exported delivers to one and crosses sample combiner 110 then.
Cross the combined sample data stream 111 that sample combiner 110 merges multipath combined signal streams 109A, 109B and produces one one times (1 *) chip rate.Combined sample stream 111 is admitted to equalizer filter 114 and tap coefficient generator 116.
One matched filter (MF) can be used as multipath combiner 108A, 108B and cross sample combiner 110.Parameter
Figure A200580037820D00091
And H
Figure A200580037820D0009104157QIETU
, H
Figure A200580037820D0009104203QIETU
Representative is used for a strange and even received signal vector and a channel response matrix of crossing sampling sequence respectively.Vector
Figure A200580037820D00092
The composite signal vector of representative after multipath and the merging of mistake sample.Suppose that a matched filter is used to multipath and crosses sample merge, composite signal can be expressed as followsin:
x → n , co = H 1 , o H x → n 1 , o + H 1 , e H x → n 1 , e + H 2 , o H x → n 2 , o + H 2 , e H x → n 2 , e Equation (1)
After carrying out that signal merges, can form an improvement train of signal stream 111 and be sent to equalizer filter 114 and disturb with removal such as waitizations such as intersymbol interference (ISI) and multiple access interference (MAI).Equalizer filter 114 is preferably a finite impulse response (FIR) (FIR) filter, and it comprises a tapped delay line that possesses the tap coefficient of L tap.NLMS eqalizing cricuit 112 can upgrade with regard to weight and be expressed as followsin:
w → n + 1 , co = α · w → n , co + μ x → n , co * | | x n , co | | 2 ( d [ n ] - x → n , co T w → n , co ) Equation (2)
Wherein
Figure A200580037820D00095
Be tap-weights vector and d[n] be the reference signal of time n.
According to the present invention, equalizer filter 114 is with the running of 1 * chip rate and do not have the sampling processing.Therefore, the needed number of taps of equalizer filter handled with 2 * chip rate less than prior art of the number of taps of equalizer filter 114.Equalizer filter 114 only needs half of number of taps in 2 * chip rate equalizer filter.
Tap coefficient generator 116 comprises multiplier 118 and 124, an adder 130, a tandem-parallel (S → P) to energy converter 122, one vectorial accumulator 126, a correction term generator 128 and a chips accumulator 132.The output of equalizer filter 114 is separated upset via multiplier 118.The output of multiplier 118 by chips accumulator 132 add up one period scheduled time (for example equal general pilot channel (CPICH) separate the exhibition factor the wafer number).The accumulated result that subtracts chips accumulator 132 output via adder 130 with a reference pilot signal 129 is to produce a rub-out signal 131 of representing with a parameter e, and it is corrected a generator 128 and is used for producing correction term 134.
This combinatorial input sample data stream 111 is converted to the vector of length L and separates upset via multiplier 124 to energy converter 122 by S → P.These the descrambling input vector add up one period scheduled time (for example equaling the wafer number that a CPICH separates the exhibition factor) produce to upgrade vector 127 by vectorial accumulator 126.Upgrade vector 127 and be transferred to correction term generator 128.To be used for the correction term that tap coefficient upgrades in order producing, need to be used for μ p, e, X UdInput.μ pIt is step-size.E is a rub-out signal, and it is the differential signal between a first-classization signal and a reference signal, is used by the form with a pilot signal usually.X UdReceived signal after separating upset and separating exhibition.‖ X Ud2Be that descrambling is separated exhibition signal X UdNorm.Equation (2) is used to iteration algorithm and tap coefficient upgrades.
Correction term generator 128 can produce with correction term Be the correction term 134 on basis, its filter coefficient that is added to previous iteration in equalizer filter 114 is used for the renewal filter coefficient of next iteration with generation.
Another selection, correction term generator 128 can produce with correction term
Figure A200580037820D00102
Correction term
134 for the basis.Parameter η is one relatively than decimal fractions, and it is used to improve numerical characteristic and prevents the fixed-point computation overflow when this correction term produces.
Fig. 2 is a calcspar according to the example CDMA receiver 200 of second embodiment of the invention construction.CDMA receiver 200 comprise two antenna 202A and 202B, two sampler 204A and 204B, two S/ P transducer 206A and 206B, four multipath combiner 208A and 208B and 208C and 208D, two cross sample combiner 210A and 210B, an antenna diversity combiner 212 and just like preamble with reference to the non-sample process NLMS eqalizing cricuit 112 of crossing of the described 1 * chip rate of Fig. 1.
Signal is received by antenna 202A, 202B and sampled device 204A, 204B take a sample according to twice (2 *) chip rate respectively.Sampler 204A exports a sample data crossfire 205A, and it is separated into a strange sample data stream 207A and an even sample data stream 207B by S/P transducer 206A according to one times of (1 *) chip rate.Sampler 204B exports a sample data crossfire 205B, and it is separated into a strange sample data stream 207C and an even sample data stream 207D by S/P transducer 206B according to one times of (1 *) chip rate.
This strange sample data stream 207A and even sample data stream 207B are admitted in multipath combiner 208A, the 208B corresponding.Multipath combiner 208A, 208B be multipath or the hysteresis copy of combined signal data streaming 207A, 207B respectively.Maximum ratio merges (MRC) can be used to the multipath merging.Deliver to one then and cross sample combiner 210A with one times of (1 *) chip rate output multipath composite signal data streaming 209A, 209B by corresponding multipath combiner 208A, 208B.Crossing sample combiner 210A merges multipath combined signal streams 209A, 209B and produces one first combined sample data stream 211A according to one times of (1 *) chip rate.
Strange sample data stream 207C and even sample data stream 207D are admitted in multipath combiner 208C, the 208D corresponding.Multipath combiner 208C, 208D be multipath or the hysteresis copy of combined signal data streaming 207C, 207D respectively.MRC can be used to multipath and merge.Deliver to one then and cross sample combiner 210B with one times of (1 *) chip rate output multipath composite signal data streaming 209C, 209D by corresponding multipath combiner 208C, 208D.Crossing sample combiner 210B merges multipath combined signal streams 209C, 209D and produces one second combined sample data stream 211B according to one times of (1 *) chip rate.
Combined sample data stream 211A and 211B are merged by antenna diversity combiner 212, and the array output 214 of antenna diversity combiner 212 is admitted in the equalizer filter 114 and tap coefficient generator 116 of the non-sample process NLMS excessively of 1 * chip rate eqalizing cricuit 112.
Fig. 3 A and Fig. 3 B are one, and it is a calcspar according to the example CDMA receiver 300 of third embodiment of the invention construction.The 3rd embodiment is N the antenna of first and second embodiment and the extension of M * mistake sampling, and wherein N and M are positive integers.CDMA receiver 300 comprises N antenna 302 1-302 N, a N sampler 304 1-304 N, a N S/P transducer 306 1-306 N(that is separator), a N * M multipath combiner 308 11-308 NM, N crosses sample combiner 310 1-310 N, an antenna diversity combiner 312 and just like preamble with reference to the non-sample process NLMS eqalizing cricuit 112 of crossing of the described 1 * chip rate of Fig. 1.
Signal is by antenna 302 1-302 NReceive and the sampled device 304 of difference 1-304 NAccording to doubly (M *) chip rate sampling of M (that is first sample sequence, second sample sequence ..., the M sample sequence).
In response to from antenna 302 1Receive a signal, sampler 304 1Produce a sample data crossfire 305 1, it is by S/P transducer 306 1(that is a separator) is separated into M sample sequence 307 according to one times of (1 *) chip rate 11-307 1MEach indivedual M sample sequence 307 11-307 1MMulti-path component by multipath combiner 308 11-308 1MCorresponding one merge, and these multipath combiners produce sent into sample combiner 310 1A corresponding sampled streams 309 of crossing 11-309 1MCross sample combiner 310 1To cross sampled streams 309 11-309 1MBe merged into one and made up sampled streams 311 1Deliver to antenna diversity combiner 312 then.
In response to from antenna 302 2Receive a signal, sampler 304 2Produce a sample data crossfire 305 2, it is by S/P transducer 306 2(that is a separator) is separated into M sample sequence 307 according to one times of (1 *) chip rate 21-307 2MEach indivedual M sample sequence 307 21-307 2MAll multi-path components by multipath combiner 308 21-308 2MCorresponding one merge, and these multipath combiners produce sent into sample combiner 310 2A corresponding sampled streams 309 of crossing 21-309 2MCross sample combiner 310 2To cross sampled streams 309 21-309 2MBe merged into one and made up sampled streams 311 2Deliver to antenna diversity combiner 312 then.
In response to from antenna 302 NReceive a signal, sampler 304 NProduce a sample data crossfire 305 N, it is by S/P transducer 306 N(that is a separator) is separated into M sample sequence 307 according to one times of (1 *) chip rate N1-307 NMEach indivedual M sample sequence 307 N1-307 NMAll multi-path components by multipath combiner 308 N1-308 NMCorresponding one merge, and these multipath combiners produce sent into sample combiner 310 NA corresponding sampled streams 309 of crossing N1-309 NMCross sample combiner 310N and will cross sampled streams 309 N1-309 NMBe merged into one and made up sampled streams 311 NDeliver to antenna diversity combiner 312 then.
Antenna diversity combiner 312 will make up sampled streams 311 1-311 NBe merged into an antenna diversity sample data crossfire 314 that is in chip rate.Antenna diversity sample data crossfire 314 is imported into non-equalizer filter 114 and the tap coefficient generator 116 of crossing sample process NLMS eqalizing cricuit 112 of 1 * chip rate.
More than explanation is about a kind of exhibition pilot tone guiding receiver of separating.Another selection, this receiver can be a non-exhibition pilot tone guiding receiver of separating.In this case, can not carry out adding up of descrambled samples.
Fig. 4 one comprises according to the present invention and to be used to implement the non-flow chart of crossing the program 400 of the method step that sampling handles.In step 402, utilize N antenna 302 1-302 NReceived signal, wherein N is a positive integer.In step 404, with the signal that receives serve as the basis according to M times of chip rate respectively with regard to these N antenna 302 1-302 NEach produces a sample data crossfire 305 1-305 N, wherein M is a positive integer.In step 406, according to chip rate with each sample data stream 305 1-305 NBe separated into M sample sequence 307 11-307 1M, 307 21-307 2M, 307 N1-307 NMIn step 408, merge each individual samples sequence 307 11-307 1M, 307 21-307 2M, 307 N1-307 NMMulti-path component to produce a corresponding sampled streams 309 of crossing 11-309 1M, 309 21-309 2M, 309 N1-309 NMIn step 410, merge and these M sample sequence 307 11-307 1M, 307 21-307 2M, 307 N1-307 NMRelevant mistake sampled streams 309 11-309 1M, 309 21-309 2M, 309 N1-309 NMMade up sampled streams 311 to produce one 1-311 NIn step 412, merge these N antenna combination sampled streams 311 1-311 NTo produce an antenna diversity sample data crossfire 314.In step 414, with an equalizer filter 114 according to chip rate to these antenna diversity sample data crossfire 314 grades.In step 416, adjust the filter coefficient of this equalizer filter to the filter coefficient that is used for a previous iteration by increasing a filter coefficient correction term 134.Filter coefficient correction term 134 is to produce according to a rub-out signal 131, and this rub-out signal is to produce with a reference signal by an output of this equalizer filter relatively.
Though, have the knack of this skill person and will appreciate that other anomalies in the invention scope that following claim item is sketched the contours of below with regard to preferred embodiment explanation the present invention.

Claims (40)

1. a code division multiple access (CDMA) receiver, it comprises:
(a) antenna, it is used for received signal;
(b) sampler couples with this antenna and serves as that the basis produces a sample data crossfire according to M times of chip rate with this received signal, and wherein M is a positive integer;
(c) tandem-parallel (S/P) transducer, this S/P transducer and this sampler couple, and are used for this chip rate this sample data stream being separated into M sample stream;
(d) combiner is used for this chip rate these separating sample crossfires being merged into a combined sample data stream; And
(e) eqalizing cricuit is used for handling this combined sample data stream with this chip rate.
2. receiver according to claim 1 is characterized in that, this eqalizing cricuit (e) comprises:
(e1) equalizer filter, it is used for handling this combined sample data stream with filter coefficient; And
(e2) a tap coefficient generator, it is used to produce at least one filter coefficient correction term of using for this equalizer filter.
3. receiver according to claim 1 is characterized in that M equals 2, and this S/P transducer is separated into a strange sample data stream and an even sample data stream with this sample data stream.
4. receiver according to claim 2 is characterized in that, this filter coefficient correction term system separates the exhibition pilot frequency sequence based on one and produces.
5. receiver according to claim 2 is characterized in that, this filter coefficient correction term system non-ly separates the exhibition pilot frequency sequence and produces based on one.
6. receiver according to claim 1 more comprises:
(f) a plurality of multipath combiners, it is used to merge multipath or hysteresis copy from each sample data stream of this S/P transducer output.
7. receiver according to claim 2 is characterized in that, this tap coefficient generator utilizes normalization lowest mean square (NLMS) algorithm to produce this filter coefficient correction term.
8. receiver according to claim 2 is characterized in that, this tap coefficient generator utilizes a lowest mean square (LMS) algorithm to produce this filter coefficient correction term.
9. a code division multiple access (CDMA) receiver, it comprises:
(a) a plurality of antennas, it is used for received signal;
(b) a plurality of samplers, it is used for this received signal serves as that the basis produces a sample data crossfire with M times of chip rate, wherein M is that each is relevant with one of these antennas specific antenna for a positive integer and each sampler;
(c) a plurality of separators, it is used for this chip rate this sample data stream being separated into M sample sequence, and each couples each separator with a corresponding sampler of these samplers;
(d) a plurality of multipath combiners, its multi-path component that is used to merge each individual samples sequence is to produce a corresponding sampled streams of crossing, and each multipath combiner is used for receiving the corresponding sampled streams of crossing that these cross sampled streams by construction;
(e) a plurality of sampling combiners of crossing, it is used for merging the relevant mistake sampled streams of sample sequence that is produced with these separators one corresponding separator becomes and made up sampled streams;
(f) antenna diversity combiner, its be used to merge each these N antenna this made up sampled streams, to produce an antenna diversity sample data crossfire; And
(g) eqalizing cricuit, it is used for this antenna diversity sample data crossfires of change such as this chip rate.
10. receiver according to claim 9 is characterized in that, this eqalizing cricuit (g) comprises:
(g1) equalizer filter, it is used for handling this combined sample data stream with filter coefficient; And
(g2) a tap coefficient generator, it is used to produce at least one filter coefficient correction term of using for this equalizer filter.
11. receiver according to claim 10 is characterized in that, this filter coefficient correction term system separates the exhibition pilot frequency sequence based on one and produces.
12. receiver according to claim 10 is characterized in that, this filter coefficient correction term system non-ly separates the exhibition pilot frequency sequence and produces based on one.
13. receiver according to claim 10 is characterized in that, this tap coefficient generator utilizes normalization lowest mean square (NLMS) algorithm to produce this filter coefficient correction term.
14. receiver according to claim 10 is characterized in that, this tap coefficient generator utilizes a lowest mean square (LMS) algorithm to produce this filter coefficient correction term.
15. receiver according to claim 9 is characterized in that, these separators are tandem-parallel (S/P) transducers.
16. a method of carrying out reducing when wafer scale etc. is changed (CLE) processing speed in code division multiple access (CDMA) receiver, this CDMA receiver comprises an equalizer filter and N antenna, and this method comprises:
(a) utilize these N antenna receiving signal, wherein N is a positive integer;
(b) serve as that the basis produces a sample data crossfire with regard to each these N antenna respectively with M times of chip rate with this received signal, wherein M is a positive integer;
(c) with this chip rate this sample data stream is separated into M sample sequence;
(d) merge the multi-path component of each individual samples sequence to produce a corresponding sampled streams of crossing;
(e) merging the mistake sampled streams relevant with these sample sequences becomes and made up sampled streams; And
(f) merge each these N antenna combination sampled streams to produce an antenna diversity sample data crossfire.
17. method according to claim 16 more comprises:
(g) this equalizer filter in this chip rate to this antenna diversity sample data crossfire grade; And
(h) adjust the filter coefficient of this equalizer filter to the filter coefficient that is used for previous iteration by increasing a filter coefficient correction term.
18. method according to claim 17 is characterized in that, this filter coefficient correction term system produces to separate the exhibition pilot frequency sequence.
19. method according to claim 17 is characterized in that, this filter coefficient correction term system separates the exhibition pilot frequency sequence and produces based on non-.
20. method according to claim 17 is characterized in that, this filter coefficient correction term system utilizes normalization lowest mean square (NLMS) algorithm to produce.
21. method according to claim 17 is characterized in that, this filter coefficient correction term system utilizes a lowest mean square (LMS) algorithm to produce.
22. an integrated circuit (IC), the collocation of itself and a code division multiple access (CDMA) receiver is used, and this code division multiple access (CDMA) receiver has an antenna that is used for received signal, and this IC comprises:
(a) sampler couples with this antenna and serves as that the basis produces a sample data crossfire with M times of chip rate with this received signal, and wherein M is a positive integer;
(b) tandem-parallel (S/P) transducer, this S/P transducer and this sampler couple with this chip rate this sample data stream are separated into M sample stream;
(c) combiner, it is used for this chip rate these separating sample crossfires being merged into a combined sample data stream; And
(d) eqalizing cricuit, it is used for handling this combined sample data stream according to chip rate.
23. IC according to claim 22 is characterized in that, this eqalizing cricuit (d) comprises:
(d1) equalizer filter, it is used for handling this combined sample data stream with filter coefficient; And
(d2) a tap coefficient generator, it is used to produce at least one filter coefficient correction term of using for this equalizer filter.
24. IC according to claim 22 is characterized in that M equals 2, and this S/P transducer is separated into a strange sample data stream and an even sample data stream with this sample data stream.
25. IC according to claim 23 is characterized in that, this filter coefficient correction term system separates the exhibition pilot frequency sequence based on one and produces.
26. IC according to claim 23 is characterized in that, this filter coefficient correction term system non-ly separates the exhibition pilot frequency sequence and produces based on one.
27. IC according to claim 23 more comprises:
(e) a plurality of multipath combiners, it is used to merge the multipath or the hysteresis copy of each sample data stream of being exported from this S/P transducer.
28. IC according to claim 23 is characterized in that, this tap coefficient generator utilizes normalization lowest mean square (NLMS) algorithm to produce this filter coefficient correction term.
29. IC according to claim 23 is characterized in that, this tap coefficient generator utilizes a lowest mean square (LMS) algorithm to produce this filter coefficient correction term.
30. IC according to claim 22 is characterized in that, this IC and this CDMA receiver are merged in the wireless transmission/receive unit (WTRU).
31. IC according to claim 22 is characterized in that, this IC and this CDMA receiver are merged in the base station.
32. an integrated circuit (IC), itself and the collocation of a code division multiple access (CDMA) receiver are used, and this code division multiple access (CDMA) receiver has N antenna that is used for received signal, and this IC comprises:
(a) a plurality of samplers, it is used for this received signal serves as that the basis produces a sample data crossfire with M times of chip rate, wherein M is that each is relevant with one of these antennas specific antenna for a positive integer and each sampler;
(b) a plurality of separators, it is used for chip rate this sample data stream being separated into M sample sequence, and each couples each separator with a corresponding sampler of these samplers;
(c) a plurality of multipath combiners, its multi-path component that is used to merge each individual samples sequence is to produce a corresponding sampled streams of crossing, and each multipath combiner is used for receiving the corresponding sampled streams of crossing that these cross sampled streams by construction;
(d) a plurality of sampling combiners of crossing, it is used to merge the relevant mistake sampled streams of sample sequence that is produced with these separators one corresponding separator becomes and made up sampled streams;
(e) antenna diversity combiner, its be used to merge each these N antenna combination sampled streams to produce an antenna diversity sample data crossfire; And
(f) eqalizing cricuit, it is used for this antenna diversity sample data crossfires of change such as this chip rate.
33. IC according to claim 32 is characterized in that, this eqalizing cricuit (f) comprises:
(f1) equalizer filter, it is used for handling this combined sample data stream with filter coefficient; And
(f2) a tap coefficient generator, it is used to produce at least one filter coefficient correction term of using for this equalizer filter.
34. IC according to claim 33 is characterized in that, this filter coefficient correction term system separates the exhibition pilot frequency sequence based on one and produces.
35. IC according to claim 33 is characterized in that, this filter coefficient correction term system non-ly separates the exhibition pilot frequency sequence and produces based on one.
36. IC according to claim 33 is characterized in that, this tap coefficient generator utilizes normalization lowest mean square (NLMS) algorithm to produce this filter coefficient correction term.
37. IC according to claim 33 is characterized in that, this tap coefficient generator utilizes a lowest mean square (LMS) algorithm to produce this filter coefficient correction term.
38. IC according to claim 32 is characterized in that, these separators are tandem-parallel (S/P) transducers.
39. IC according to claim 32 is characterized in that, this IC and this CDMA receiver are merged in the wireless transmission/receive unit (WTRU).
40. IC according to claim 32 is characterized in that, this IC and this CDMA receiver are merged in the base station.
CNA2005800378207A 2004-11-08 2005-10-19 Method and apparatus for reducing the processing rate of a chip-level equalization receiver Pending CN101416408A (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US62587004P 2004-11-08 2004-11-08
US60/625,870 2004-11-08
US11/210,591 2005-08-24

Publications (1)

Publication Number Publication Date
CN101416408A true CN101416408A (en) 2009-04-22

Family

ID=40595668

Family Applications (1)

Application Number Title Priority Date Filing Date
CNA2005800378207A Pending CN101416408A (en) 2004-11-08 2005-10-19 Method and apparatus for reducing the processing rate of a chip-level equalization receiver

Country Status (1)

Country Link
CN (1) CN101416408A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103207930B (en) * 2012-01-16 2017-10-13 三星电子株式会社 Including on-chip system and its design method and design system without tap standard block

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103207930B (en) * 2012-01-16 2017-10-13 三星电子株式会社 Including on-chip system and its design method and design system without tap standard block

Similar Documents

Publication Publication Date Title
TWI383629B (en) Method and apparatus for reducing the processing rate of a chip-level equalizer receiver
EP1774670B1 (en) Use of adaptive filters in cdma wireless systems employing pilot signals
US8275267B2 (en) Method, system, and apparatus for filter implementation using hermitian conjugates
CA2267924A1 (en) Multi-user receiving apparatus and cdma communication system
KR100925866B1 (en) Channel estimation enhanced lms equalizer
EP1054523A1 (en) Receiver and demodulator applied to mobile communication system
JPH07170242A (en) Cdma base station receiver
CN101867388A (en) The method and the device of baseband frequency error in assessment and the correction receiver
KR20070097129A (en) Pilot-directed and pilot/data-directed equalizers
KR20070086949A (en) Normalized least mean square chip-level equalization advanced diversity receiver
CN101416408A (en) Method and apparatus for reducing the processing rate of a chip-level equalization receiver
CN101057400B (en) Method and apparatus for generating equalizer filter TAP coefficients
CN100525267C (en) Channel estimating and balancing apparatus for time domain known array OFDM system and method thereof
US9270328B2 (en) Multimode receiver architecture
US20030142769A1 (en) Channel estimator a pipelined interfence cancellation apparatus
RU2289885C2 (en) Method for multi-channel receiving system channels flattening(variants)
CN101167246A (en) Pilot-directed and pilot/data-directed equalizers
JPH08298483A (en) Diversity receiver
JPWO2013008287A1 (en) Wireless receiver

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C02 Deemed withdrawal of patent application after publication (patent law 2001)
WD01 Invention patent application deemed withdrawn after publication

Open date: 20090422