CN101382964B - GaAs PIN diode equivalent circuit - Google Patents

GaAs PIN diode equivalent circuit Download PDF

Info

Publication number
CN101382964B
CN101382964B CN2007101215015A CN200710121501A CN101382964B CN 101382964 B CN101382964 B CN 101382964B CN 2007101215015 A CN2007101215015 A CN 2007101215015A CN 200710121501 A CN200710121501 A CN 200710121501A CN 101382964 B CN101382964 B CN 101382964B
Authority
CN
China
Prior art keywords
knot
electrical circuit
circuit unit
pin diode
equivalent electrical
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN2007101215015A
Other languages
Chinese (zh)
Other versions
CN101382964A (en
Inventor
吴茹菲
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Tianjin Zhongke microelectronic technology research and Development Co Ltd
Original Assignee
Institute of Microelectronics of CAS
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Institute of Microelectronics of CAS filed Critical Institute of Microelectronics of CAS
Priority to CN2007101215015A priority Critical patent/CN101382964B/en
Publication of CN101382964A publication Critical patent/CN101382964A/en
Application granted granted Critical
Publication of CN101382964B publication Critical patent/CN101382964B/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Semiconductor Integrated Circuits (AREA)

Abstract

The invention relates to the technical field of monolithic microwave integrated circuits, and discloses a GaAs PIN diode equivalent circuit which is formed by connecting a P+N- junction equivalent circuit unit, an intrinsic-region equivalent circuit unit and an N-N+ junction equivalent circuit unit in series. The method realizes the separate description of the characteristics of the P+N- junctionand the N-N+ junction and the characteristics of the intrinsic region. As the novel GaAs PIN diode equivalent circuit separately describes the junction characteristics and the characteristics of the intrinsic region, veracity can be further improved on the base of the existing GaAs PIN diode equivalent circuit model. Meanwhile, compared with a physical model, the equivalent circuit model has fewerparameters and simple extraction process and the application to circuit design simulation is practical and feasible.

Description

A kind of GaAs PIN diode equivalent electrical circuit
Technical field
The present invention relates to monolithic integrated microwave circuit (MMIC) technical field, relate in particular to a kind of gallium arsenide PIN (GaAs PIN) diode equivalent circuit.
Background technology
Along with monolithic integrated microwave circuit (MMIC) development of technology, the MMIC circuit is widely used in the microwave control circuit, as duplexer, and phase shifter and attenuator etc.The GaAs PIN diode has the cutoff frequency height than High Electron Mobility Transistor (HEMT), and power handling capability is strong, and forward conduction resistance is little, oppositely turn-offs advantages such as electric capacity is little, thereby is widely used in the MMIC control circuit.For the MMIC circuit design based on the GaAs PIN diode, model plays a crucial role.
The model of GaAs PIN diode mainly contains two kinds, and a kind of is physical model, and another kind is an equivalent-circuit model.Wherein, physical model is based on and finds the solution the semiconductor diffusion equation quantitatively, adopts methods such as finite element.Like this, can be on two dimension even three-dimensional analog device characteristic accurately.But the parameter of this physical model is many, and computing time is long, considers from the angle of reality, can only be used for the design and the optimization of individual devices, is infeasible to the simulation of circuit.
For equivalent-circuit model, up to the present, the more equivalent-circuit model of report is to characterize GaAs PIN diode characteristic with intrinsic resistance in parallel and intrinsic capacity in the document, and not to the P+N-knot, the characteristic of N-N+ knot and the characteristic of intrinsic region are described respectively.And in fact, junction characteristic is different with the relation of working direct current with the intrinsic region characteristic, both is distinguished to describe be necessary.
Summary of the invention
(1) technical matters that will solve
In view of this, fundamental purpose of the present invention is to provide a kind of GaAs PIN diode equivalent electrical circuit, and to realize the knot to P+N-, the characteristic of N-N+ knot and the characteristic of intrinsic region are described respectively.
(2) technical scheme
For achieving the above object, the invention provides a kind of GaAs PIN diode equivalent electrical circuit, this circuit is followed in series to form by P+N-knot equivalent electrical circuit unit, equivalent electrical circuit unit, intrinsic region and N-N+ knot equivalent electrical circuit unit.
In the such scheme, described P+N-knot equivalent electrical circuit unit is by the junction resistance R of P+N-knot 1Junction capacity C with the P+N-knot 1Be formed in parallel.
In the such scheme, equivalent electrical circuit unit, described intrinsic region comprises an intrinsic region equivalent resistance R I
In the such scheme, described N-N+ knot equivalent electrical circuit unit is by the junction resistance R of N-N+ knot 2Junction capacity C with the N-N+ knot 2Be formed in parallel.
In the such scheme, a stray inductance L further connects in the opposite end that is connected in equivalent electrical circuit unit, intrinsic region in described P+N-knot equivalent electrical circuit unit S, this stray inductance L SThe metal lead wire that is and negative pole anodal by the GaAs PIN diode is introduced; A dead resistance R further connects in the opposite end that is connected in equivalent electrical circuit unit, intrinsic region in described N-N+ knot equivalent electrical circuit unit C, this dead resistance R CBe between the semiconductor of the electrode metal of GaAs PIN diode positive pole and negative pole and GaAs PIN diode, to produce.
(3) beneficial effect
From technique scheme as can be seen, the present invention has following beneficial effect:
This GaAs PIN diode equivalent electrical circuit provided by the invention, by the equivalence of GaAs PIN diode is P+N-knot equivalent electrical circuit unit, equivalent electrical circuit unit, intrinsic region and N-N+ knot equivalent electrical circuit unit three parts, and P+N-is tied equivalent electrical circuit unit, equivalent electrical circuit unit, intrinsic region and N-N+ knot equivalent electrical circuit unit connect successively, constituted a kind of novel GaAs PIN diode equivalent electrical circuit, realized the knot to P+N-, the characteristic of N-N+ knot and the characteristic of intrinsic region are described respectively.Because this novel GaAs PIN diode equivalent electrical circuit is described respectively junction characteristic and intrinsic region characteristic, so, can on the basis of existing GaAs PIN diode equivalent-circuit model, further improve accuracy.Simultaneously, than physical model, this equivalent circuit model parameter is few and leaching process is simple, and being applied to circuit design simulation is that reality is feasible.
Description of drawings
Fig. 1 is the synoptic diagram of the low frequency equivalent-circuit model of GaAs PIN diode;
Im{ABCD when Fig. 2 is forward bias (1,2) } with the graph of relation of frequency;
Fig. 3 is the sectional view of GaAs PIN diode;
Fig. 4 is the synoptic diagram of GaAs PIN diode equivalent electrical circuit provided by the invention;
To be 10mA and reverse biased at forward current be-correlation curve figure that two kinds of working points of 10V are carried out emulation and test respectively to Fig. 5 for provided by the invention.
Embodiment
For making the purpose, technical solutions and advantages of the present invention clearer, below in conjunction with specific embodiment, and with reference to accompanying drawing, the present invention is described in more detail.
The invention provides a kind of novel ac equivalent circuit model.From the physics working mechanism of device, the GaAs PIN diode is divided into the P+N-knot, intrinsic region and N-N+ tie three parts, to the modeling respectively of every part, are unified into organic whole.
1, P+N-knot
The sign of P+N-knot adopts classical PN junction equivalent-circuit model.At first, calculate the built-in barrier voltage that P+N-ties by (1) formula, calculate the bias voltage of the P+N-knot under certain working direct current again by (2) formula, wherein, J represents current density, J 01The saturation current density of expression P+N-knot.The calculating of space charge region electric capacity and diffusion capacitance utilizes (3) formula and (4) formula respectively.The total capacitance of P+N-knot be space charge region electric capacity and diffusion capacitance and.
V BJ 1 = kT q ln ( N A N D n t 2 ) - - - ( 1 )
V A 1 = kT q ln ( J J 01 ) - - - ( 2 )
C T 1 = A ϵq N B 2 ( V BJ - V A 1 ) - - - ( 3 )
C D 1 = qA q kT L P p n 0 exp ( q V A 1 kT ) - - - ( 4 )
C total1=C T1+C D1(5)
Can reach a conclusion thus: when each layer concentration fixed of GaAs PIN diode is constant, knot
Electric capacity is the function of area and current density:
Figure G2007101215015D00045
C D∞ (A, J).Can from (6) formula
To obtain the intrinsic resistance of P+N-knot.
R 1 = kT qAJ - - - ( 6 )
2, N-N+ knot
The N-N+ knot is the height knot, and is all different with PN junction in the calculating of barrier voltage, saturation current density, the few sub-dissufion current of forward.The built-in barrier voltage of N-N+ knot is seen (7) formula.The barrier voltage of height knot is compared much smaller with common PN junction, because Fermi level is all near conduction band.The hole concentration of N-layer can be ignored than the electron concentration of N+ layer, so only consider electron diffusion electric current in the N+ layer, (8) formula of utilization obtains the few sub-dissufion current of forward.
V BJ 2 = kT q ln ( n on 1 n on 2 ) - - - ( 7 )
J DF = J Dn = qD n n op L n ( e q V A kT - 1 ) ≈ qD n n op L n e qV A kT - - - ( 8 )
Saturation current density is: J 0 = qD n n op L n - - - ( 9 )
The junction capacity of N-N+ knot and the computation process of intrinsic resistance are identical with the P+N-knot, referring to (3)~(6) formula.
3, intrinsic region
The intrinsic region resistance R IModulated by conduct charges.GaAs PIN tube voltage is by junction voltage V jWith intrinsic region voltage V mForm.Wherein, the relation of Vm and electric current is as follows:
V m = I · R I = I qAN D w u n + p ave ( u n + u p ) / N D - - - ( 10 )
Wherein, p AveBe intrinsic region mean void concentration, it characterizes intrinsic region resistance and is subjected to the conduction modulation, is variable resistor.When parameter extraction, can obtain the intrinsic region resistance value by testing apparatus.At first, the S Parameters Transformation that small-signal need be measured becomes the ABCD parameter; Wherein, S is the scattering parameters matrix, and ABCD is the cascade parameter matrix, and the network parameter matrix is to describe network from different perspectives, is applicable to different network conditions, can change mutually therebetween; The S parameter expression be voltage wave, it makes us can be with input, the output relation of the mode define grid of incident voltage ripple and reflected voltage ripple; The ABCD parameter just is particularly suitable for describing cascade network.And the real part matrix Re{ABCD (1,2) of ABCD parameter the value of low frequency can be approximated to be all resistance and.Because the small-signal equivalent circuit of low frequency (near direct current) is approximately shown in Figure 1, Fig. 1 is the synoptic diagram of the low frequency equivalent-circuit model of GaAs PIN diode.
Because contact resistance RC, P+N-knot intrinsic resistance R 1, N-N+ knot intrinsic resistance R 2All can ask, be Re{ABCD (1,2) in known all-in resistance } situation under, just can obtain N-district resistance: R I=Re{ABCD (1,2) }-R C-R1-R2.
Dead resistance mainly comes from contact resistance, and the value of contact resistance does not change with frequency.The inner lead of PIN diode has been introduced lead-in inductance.Since under high frequency capacitive reactance relatively and induction reactance can ignore, so by the imaginary-part matrix Im{ABCD (1,2) of ABCD parameter } can obtain the value of stray inductance, that is: L=Im{ABCD (1,2)/ω.The imaginary part of ABCD (1,2) and the relation of frequency as shown in Figure 2, Im{ABCD when Fig. 2 is forward bias (1,2) } with the graph of relation of frequency.
4, the equivalent-circuit model structure of GaAs PIN diode
Fig. 3 is the sectional view of GaAs PIN diode, in Fig. 3, has all produced contact resistance between the electrode metal of positive pole and negative pole and the semiconductor, and metal lead wire anodal and negative pole has all been introduced stray inductance, has only marked dead resistance and inductance at positive pole among the figure.
The equivalent-circuit model structure of the GaAs PIN diode of forming by three parts as shown in Figure 4, Fig. 4 is the synoptic diagram of GaAs PIN diode equivalent electrical circuit provided by the invention.Wherein, R 1The junction resistance of expression P+N-knot, C 1The electric capacity of expression P+N-knot, this electric capacity comprises space charge region electric capacity and diffusion capacitance; R 2The junction resistance of expression N-N+ knot, C 2The space charge region electric capacity of expression N-N+ knot and the electric capacity of diffusion capacitance parallel connection.R IThe resistance of expression intrinsic layer, it changes with the carrier concentration of injecting, and the carrier concentration of injecting intrinsic layer is subjected to the control of DC current.Represent the stray inductance that causes by microstrip line, R with Ls CThe ohmic contact resistance that the expression electrode is introduced.
With reference to Fig. 4, this GaAs PIN diode equivalent electrical circuit provided by the invention is followed in series to form by P+N-knot equivalent electrical circuit unit, equivalent electrical circuit unit, intrinsic region and N-N+ knot equivalent electrical circuit unit.
Described P+N-knot equivalent electrical circuit unit is by the junction resistance R of P+N-knot 1Junction capacity C with the P+N-knot 1Be formed in parallel.Equivalent electrical circuit unit, described intrinsic region comprises an intrinsic region equivalent resistance R IDescribed N-N+ knot equivalent electrical circuit unit is by the junction resistance R of N-N+ knot 2Junction capacity C with the N-N+ knot 2Be formed in parallel.
A stray inductance L further connects in the opposite end that is connected in equivalent electrical circuit unit, intrinsic region in described P+N-knot equivalent electrical circuit unit S, this stray inductance L SThe metal lead wire that is and negative pole anodal by the GaAs PIN diode is introduced; A dead resistance R further connects in the opposite end that is connected in equivalent electrical circuit unit, intrinsic region in described N-N+ knot equivalent electrical circuit unit C, this dead resistance R CBe between the semiconductor of the electrode metal of GaAs PIN diode positive pole and negative pole and GaAs PIN diode, to produce.
The material of GaAs PIN diode provided by the invention adopts the preparation of MBE technology.At first, the N+GaAs layer of grow thick 0.4 μ m on the GaAs substrate, the concentration of N+ layer is 3 * 10 18Cm -3Then, the i-GaAs layer of growth intrinsic on the N+GaAs layer, thickness is 3 μ m, concentration<10 14Cm -3At last, growth P+GaAs, thickness is 1 μ m, the surface concentration of P+ layer is 5 * 10 19Cm -3, be gradient to 1 * 10 to the i-GaAs layer 18Cm -3For forming good Ohmic contact, the electrode of P+ layer adopts Pt/Ti/Au, and the electrode of N+ layer is Ni/Ge/Au/Ge/Ni/Au.The GaAs PIN diode is a mesa structure, as shown in Figure 3.Designed the GaAs PIN diode of three kinds of different sizes altogether: 1. the p type island region radius is 40 microns, and N type district radius is 60 microns; 2. the p type island region radius is 30 microns, and N type district radius is 50 microns; 3. the p type island region radius is 25 microns, and N type district radius is 45 microns.
The present invention also adopts ADS (the Advanced Design System) emulation tool of Agilent company, and GaAs PIN diode equivalent electrical circuit provided by the invention has been carried out square emulation testing.Network analyzer HP8510C is adopted in test, and its measurement range is from 100MHz to 20.1GHz.To be selected in forward current be 10mA and reverse biased is-10V with the dc point of GaAsPIN diode.Below with regard to two kinds of working points difference verification models.
As shown in Figure 5, to be 10mA and reverse biased at forward current be-correlation curve figure that two kinds of working points of 10V are carried out emulation and test respectively to Fig. 5 for provided by the invention.Wherein, a:Ion=10mA, p type island region radius are 40 μ m, b:Ion=10mA, the p type island region radius is 30 μ m, and c:Ion=10mA, p type island region radius are 25 μ m, d:Voff=-10V, the p type island region radius is 40 μ m, and e:Voff=-10V, p type island region radius are 30 μ m, f:Voff=-10V, p type island region radius are 25 μ m.
Above-described specific embodiment; purpose of the present invention, technical scheme and beneficial effect are further described; institute is understood that; the above only is specific embodiments of the invention; be not limited to the present invention; within the spirit and principles in the present invention all, any modification of being made, be equal to replacement, improvement etc., all should be included within protection scope of the present invention.

Claims (1)

1. a gallium arsenide GaAs PIN diode equivalent electrical circuit is characterized in that, this circuit is followed in series to form by P+N-knot equivalent electrical circuit unit, equivalent electrical circuit unit, intrinsic region and N-N+ knot equivalent electrical circuit unit; Wherein:
Described P+N-knot equivalent electrical circuit unit is by the junction resistance R of P+N-knot 1Junction capacity C with the P+N-knot 1Be formed in parallel;
Equivalent electrical circuit unit, described intrinsic region comprises an intrinsic region equivalent resistance R I
Described N-N+ knot equivalent electrical circuit unit is by the junction resistance R of N-N+ knot 2Junction capacity C with the N-N+ knot 2Be formed in parallel;
A stray inductance L further connects in the opposite end that is connected in equivalent electrical circuit unit, intrinsic region in described P+N-knot equivalent electrical circuit unit S, this stray inductance L SThe metal lead wire that is and negative pole anodal by the GaAs PIN diode is introduced;
A dead resistance R further connects in the opposite end that is connected in equivalent electrical circuit unit, intrinsic region in described N-N+ knot equivalent electrical circuit unit C, this dead resistance R CBe between the semiconductor of the electrode metal of GaAs PIN diode positive pole and negative pole and GaAs PIN diode, to produce.
CN2007101215015A 2007-09-07 2007-09-07 GaAs PIN diode equivalent circuit Expired - Fee Related CN101382964B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN2007101215015A CN101382964B (en) 2007-09-07 2007-09-07 GaAs PIN diode equivalent circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN2007101215015A CN101382964B (en) 2007-09-07 2007-09-07 GaAs PIN diode equivalent circuit

Publications (2)

Publication Number Publication Date
CN101382964A CN101382964A (en) 2009-03-11
CN101382964B true CN101382964B (en) 2010-06-02

Family

ID=40462802

Family Applications (1)

Application Number Title Priority Date Filing Date
CN2007101215015A Expired - Fee Related CN101382964B (en) 2007-09-07 2007-09-07 GaAs PIN diode equivalent circuit

Country Status (1)

Country Link
CN (1) CN101382964B (en)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
RU2472249C2 (en) * 2009-12-31 2013-01-10 Общество с ограниченной ответственностью "Интелсоб" (ООО "Интелсоб") Crystal of ultrafast high-voltage high-current arsenide-gallium diode
CN101975889A (en) * 2010-08-11 2011-02-16 上海宏力半导体制造有限公司 Method for extracting series resistance value or leakage resistance value of grid of capacitor
CN105303005B (en) * 2015-12-02 2016-12-07 中国舰船研究设计中心 The time-domain-simulation circuit of PIN diode and emulation mode
CN109683078B (en) * 2018-12-18 2021-05-04 中国电子科技集团公司第十三研究所 Schottky diode testing method and device
CN113328726B (en) * 2021-08-04 2021-11-05 上海安其威微电子科技有限公司 Equivalent diode circuit and radio frequency microwave circuit

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0762500A1 (en) * 1995-09-08 1997-03-12 Daimler-Benz Aktiengesellschaft Planar PIN diode and method of manufacturing the same
CN1487601A (en) * 2002-08-26 2004-04-07 住友电气工业株式会社 Ptype GaAs substrate znse series pin photo diode and ptype GaAs substrate znse series avalanche photodiode

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0762500A1 (en) * 1995-09-08 1997-03-12 Daimler-Benz Aktiengesellschaft Planar PIN diode and method of manufacturing the same
CN1487601A (en) * 2002-08-26 2004-04-07 住友电气工业株式会社 Ptype GaAs substrate znse series pin photo diode and ptype GaAs substrate znse series avalanche photodiode

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
邵振亚,冷家波.光控L波段平面GaAs-PIN二极管的实验研究.固体电子学研究与发展15 1.1995,15(1),21-25.
邵振亚,冷家波.光控L波段平面GaAs-PIN二极管的实验研究.固体电子学研究与发展15 1.1995,15(1),21-25. *

Also Published As

Publication number Publication date
CN101382964A (en) 2009-03-11

Similar Documents

Publication Publication Date Title
Jardel et al. An electrothermal model for AlGaN/GaN power HEMTs including trapping effects to improve large-signal simulation results on high VSWR
CN101382964B (en) GaAs PIN diode equivalent circuit
CN103617319B (en) A kind of small-signal model parameter direct extraction method of III V races MOSFET
CN103116699B (en) A kind of circuit emulation method of single photon avalanche diode detector
Clochiatti et al. Large-signal modelling of sub-THz InP triple-barrier resonant tunneling diodes
CN106886650A (en) A kind of ultra wide band gallium nitride device small-signal model and its parameter extracting method
CN101520813B (en) Nonlinear equivalent circuit of gallium arsenide PIN diode and application thereof
CN109241623A (en) A kind of surface potential compact model parameters extracting method
CN105205211A (en) Modeling method for three-dimensional electromagnetic simulation model of surface channel type mixing schottky diode
CN105158666B (en) A kind of method for measuring and characterizing semiconductor devices trap parameters
CN107703431A (en) Device surface state trap measuring method based on changeable frequency pulse technique
Camarchia et al. Fabrication and nonlinear characterization of GaN HEMTs on SiC and sapphire for high‐power applications
Hu et al. Modeling of GaAs multiplier Schottky diode in terahertz band
Cui et al. Electro-Thermal Model for Schottky Barrier Diode Based on Self-Heating Effect
Martin et al. Characterization and modeling of 650V GaN diodes for high frequency power conversion
Avolio et al. A de-embedding procedure oriented to the determination of FET intrinsic IV characteristics from high-frequency large-signal measurements
Johansen et al. Modeling of InP HBTs in transferred-substrate technology for millimeter-wave applications
Xing et al. Parameters determination and modeling of commercial multi-anodes GaAs Schottky diodes for low-cost terahertz applications
CN107703430B (en) The measurement method that surface state trap influences device output characteristics
Bouslama et al. Characterization and electrical modeling including trapping effects of AIN/GaN HEMT 4× 50μm on silicon substrate
Luo et al. An improved sub-threshold swing model for MIT virtual source GaN model
CN109683078A (en) Method for testing Schottky diode and device
Dong et al. A GaAs planar Schottky varactor diode for left-handed nonlinear transmission line applications
CN107219448B (en) The barrier layer internal trap of constant is distributed characterizing method when based on feature
Dong et al. A millimeter wave large-signal model of GaAs planar Schottky varactor diodes

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
ASS Succession or assignment of patent right

Owner name: TIANJIN ZHONGKE MICROELECTRONIC TECHNOLOGY RESEARC

Free format text: FORMER OWNER: INST OF MICROELECTRONICS, C. A. S

Effective date: 20140220

COR Change of bibliographic data

Free format text: CORRECT: ADDRESS; FROM: 100029 CHAOYANG, BEIJING TO: 300451 BINHAI NEW DISTRICT, TIANJIN

TR01 Transfer of patent right

Effective date of registration: 20140220

Address after: 300451, Tianjin Binhai New Area, Tanggu new North Road, 4668 innovation and Pioneering Park, 22-A plant, four floor, B corner, 1

Patentee after: Tianjin Zhongke microelectronic technology research and Development Co Ltd

Address before: 100029 Beijing city Chaoyang District Beitucheng West Road No. 3

Patentee before: Institute of Microelectronics, Chinese Academy of Sciences

TR01 Transfer of patent right
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20100602

Termination date: 20160907

CF01 Termination of patent right due to non-payment of annual fee