CN101227296A - Method, system for transmitting PCIE data and plate card thereof - Google Patents
Method, system for transmitting PCIE data and plate card thereof Download PDFInfo
- Publication number
- CN101227296A CN101227296A CNA2007103014523A CN200710301452A CN101227296A CN 101227296 A CN101227296 A CN 101227296A CN A2007103014523 A CNA2007103014523 A CN A2007103014523A CN 200710301452 A CN200710301452 A CN 200710301452A CN 101227296 A CN101227296 A CN 101227296A
- Authority
- CN
- China
- Prior art keywords
- card board
- cable card
- address
- message
- packet buffer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Abstract
The invention discloses a method for transmitting PCIE data, which comprises storing CPU message into a message cache device of a source line chuck plate by the source line chuck plate CPU through an address isolation device of the source line chuck plate, obtaining an idle address of an objective line chuck plate message cache device from the objective line chuck plate message cache device by the address isolation device of the source line chuck plate, storing the message into the objective line chuck plate message cache device by the address isolation device of the source line chuck plate, abstracting the message by the objective line chuck plate message cache device, sending the message to a CPU of the objective line chuck plate. The invention discloses a system and an integrated circuit board device for transmitting the PCIE data. The invention effectively increases equipment retransmission performance on the basis of a PCIE switching network.
Description
Technical field
The present invention relates to communication technical field, relate in particular to method, system and the integrated circuit board of a kind of PCIE (PCI Express, PCI high-speed bus) transfer of data.
Background technology
PCI (Peripheral Component Interconnect, Peripheral Component Interconnect) Express is a processor system bus of being advocated exploitation by Intel, it is a kind of serial interlinkage technology, accepted at present and become PCI, PCI-X (PCI eXtended by PCISIG (PCI special interest group), the PCI expansion) successor, target is to replace PCI and PCI-X fully.Issue along with PCI Express (being called for short PCIE) standard, More and more factories begins to release the chip based on the PCIE standard, some producers have released the interchanger based on PCIE, in a system, can connect a lot of equipment, also become a kind of selection based on the communication equipment (as router, switch, gateway etc.) of PCIE interchanger.
In the prior art, one typically based on the framework of the distributed system of PCIE interchanger, as shown in Figure 1, the PCIE interchanger provides a plurality of PCIE interfaces to be connected to master control borad and cable card board (as interface board, business board etc.), master control borad CPU (Central Processor Unit, central processing unit) finishes the configuration in the PCIE terminal space of the configuration of PCIE interchanger and cable card board by the PCIE interface, guarantee that different cable card boards can communicate by the PCIE switching network, message in the cable card board is handled main by the realization of message processing engine, the message processing engine can adopt CPU, NP (Networks Processor Unit, network processing unit) or ASIC (Application Specific Integrated Circuit, application-specific integrated circuit (ASIC)) etc.
In distributed system based on the PCIE interchanger, realize the serial of communication between devices, the interconnection of point-to-point type by the PCIE bus, utilize communication protocol to realize serial interlinkage communication based on the PCIE data message.PCIE data message form wherein carries the memory address of score clamp as shown in Figure 2 in the PCIE message, the PCIE interchanger is transmitted the data message according to the memory address of this score clamp.Concrete message forwarding process may further comprise the steps as shown in Figure 3 and Figure 4:
Step s301, master control borad are the Memory Allocation address space range in each cable card board, guarantee all cable card boards carry out the PCIE message when transmitting memory address do not conflict; After cable card board 1 receives message, extract the five-tuple information such as (MAC Address, IP address, protocol numbers) of message, classify and table look-up, if the purpose that the result who tables look-up transmits for message is certain port of cable card board 4, then cable card board 1 is to cable card board 4 application memory headrooms.
Step s302, the CPU of cable card board 4 applies for local memory headroom.
Step s303, cable card board 4 pass to the address of local memory headroom the CPU of cable card board 1.
Step s304, the memory address that the CPU of cable card board 1 provides according to cable card board 4, assembling PCIE message sends on the PCIE switching network, and the PCIE switching network is according to the address information in the PCIE message, and cable card board 4 E-Packets.
Step s305, cable card board 4 stores message into pre-assigned address space.
Shown in the forwarding process of Fig. 3 and Fig. 4, transmitting one wraps the purpose cable card board and must arrive first purpose cable card board application memory headroom address, according to the destination address of applying for, assembling PCIE bag sends to the purpose cable card board to this PCIE bag by the PCIE switching network then then.The application of destination address and transmit and can also can pass through control plane by the Data-carrying plane of equipment, for fear of Data-carrying panel data message too much, take place congestedly, preferably use control plane transmission purpose memory address.Based on this address routing mode of PCIE switching network, all must be unique in each cable card board address based on the PCIE switching network, can not with other cable card board address conflicts.
In sum, the PCIE transfer of data has following defective in the prior art:
1, the communication protocol complexity in the PCIE switching network, have a strong impact on transmission performances between cable card board: transmit leg need obtain recipient's address, and recipient's address need be upgraded to transmit leg.Increased communication overhead thus, for example: when recipient's address was upgraded to transmit leg, to some memory address that locks, the recipient needed the extra expense that visit locks that sends; And the transmission of a packet is accompanied by the expense of two parcels with the PCIEMemory WriteMode (request address bag and obtain address packet) etc.
2, the VC in the PCIE switching network (Virtual Channel, Virtual Channel) quantity is not enough, causes HOL (Head of Line Blocking, the letter head blocks) problem easily.If CPU writes the space to certain groove position application, when the other side is busy, will cause CPU to be absorbed in wait, can't send application to other groove positions.
3, correct reliable for what transmit, the priority of many operations of PCIE is very high, need guarantee these operation successful execution.If when carrying out these operations, transmission is out of order between plate, and CPU will continue to wait for, and can influence the basic operation of CPU, and cause bigger transmission delay.
Summary of the invention
The embodiment of the invention provides a kind of method, system and equipment of PCIE transfer of data, effectively improves the forwarding performance of equipment based on the PCIE switching network.
The embodiment of the invention provides a kind of method of PCIE transfer of data, is applied to comprise in the system of cable card board, master control borad and PCIE interchanger, also comprises address isolation device and packet buffer device in the described cable card board, said method comprising the steps of:
Source cable card board CPU stores message into the packet buffer device of described source cable card board by the address isolation device of described source cable card board;
The address isolation device of described source cable card board is obtained the idle address of described purpose cable card board packet buffer device from the address isolation device of purpose cable card board;
The address isolation device of described source cable card board stores described message in the packet buffer device of described purpose cable card board;
The address isolation device of described purpose cable card board is extracted described message, described message is sent to the CPU of described purpose cable card board.
Wherein, cable card board CPU in source specifically comprises the packet buffer device that the address isolation device of message by described source cable card board stores described source cable card board into:
Source cable card board CPU receives message from physical port;
The free space of described source cable card board CPU in the packet buffer device of the address isolation device application free time of this veneer, address isolation device returns to CPU to the idle address of packet buffer device;
Described source cable card board CPU sends to address isolation device to message data, and address isolation device stores message in the packet buffer device into.
Wherein, the address isolation device of described source cable card board specifically comprises from the idle address that the address isolation device of purpose cable card board is obtained described purpose cable card board packet buffer device:
The address isolation device of described source cable card board is to the idle address of the address isolation device application packet buffer device of described purpose cable card board;
The address isolation device of described purpose cable card board returns to the idle address of the packet buffer device of described purpose cable card board the address isolation device of described source cable card board.
Wherein, the address isolation device of described source cable card board specifically comprises the packet buffer device that described message stores described purpose cable card board into:
Source cable card board address isolation device sends to switching network according to the idle address of the purpose cable card board packet buffer device that obtains framing PCIE message again, message is sent to the address isolation device of purpose cable card board by power board;
The address isolation device of described purpose cable card board stores message in the packet buffer device of purpose cable card board into.
Wherein, the address isolation device of described purpose cable card board is extracted described message, and the CPU that described message is sent to described purpose cable card board specifically comprises:
The address isolation device of described purpose cable card board is to the CPU of described purpose cable card board application memory headroom;
The CPU of described purpose cable card board returns the address isolation device that idle memory address is given described purpose cable card board;
The address isolation device of described purpose cable card board sends to the CPU of purpose cable card board with the PCIE message;
Described purpose cable card board CPU sends described message according to purpose plate number and port numbers from corresponding physical port.
Wherein, the address isolation device of described source cable card board is to realize or realize by the PCIE interchanger by the control device the cable card board from the idle address that the address isolation device of purpose cable card board is obtained described purpose cable card board packet buffer device.
The present invention also provides a kind of system of PCIE transfer of data, comprises cable card board, master control borad and PCIE interchanger, also comprises in the described cable card board:
The packet buffer device is used to store message to be sent and from the message of switching network;
Address isolation device, be used at sending direction, obtain the idle address of described purpose cable card board packet buffer device from the address isolation device of purpose cable card board, and the message to be sent in the packet buffer device of this plate is sent to the address isolation device of described purpose cable card board; At receive direction, will store into from the message of switching network in the described packet buffer device of this plate, obtain the memory address of this plate free time then, and the message in the packet buffer device of described plate is stored in the memory address of described free time.
Wherein, described packet buffer device specifically comprises:
The first packet buffer unit is used to store message to be sent;
The second packet buffer unit is used to store the message from switching network.
Wherein, described address isolation device specifically comprises:
First message receives control unit, is used for storing message to be sent into the described first packet buffer unit;
The second message sending controling unit, be used for obtaining the idle address of described purpose cable card board packet buffer device, and the message to be sent in the described packet buffer device sent to the address isolation device of described purpose cable card board from the address isolation device of purpose cable card board;
Second message receives control unit, is used for storing the reception message from switching network into the described second packet buffer unit;
The first message sending controling unit is used to obtain the memory address of this cable card board free time, and the reception message in the described packet buffer device is stored in the memory address of described free time.
Wherein, described cable card board also comprises:
Control device, the address isolation device that is used for the source cable card board is communicated by letter with the address isolation device of purpose cable card board with the idle address of the packet buffer device that obtains described purpose cable card board by control plane.
The present invention also provides a kind of cable card board, comprising:
The packet buffer device is used to store message to be sent and from the message of switching network;
Address isolation device, be used at sending direction, obtain the idle address of described purpose cable card board packet buffer device from the address isolation device of purpose cable card board, and the message to be sent in the packet buffer device of this plate is sent to the address isolation device of described purpose cable card board.
Wherein,, will store into from the message of switching network in the described packet buffer device of this plate, and obtain the memory address of this plate free time then, and the message in the packet buffer device of described plate is stored in the memory address of described free time at receive direction.
Described cable card board also comprises control device, is used for communicating by letter to transmit the idle address of packet buffer device with the opposite end cable card board.
Compared with prior art, the present invention has the following advantages:
In the embodiments of the invention, between the CPU of PCIE switching network and cable card board, increase an address isolation device and packet buffer device, these two devices make the address space of each cable card board CPU relatively independent, be not subjected to the influence of PCIE interchanger address routing mode, the PCIE interchanger is transmitted according to the address after isolating, and transmit not according to the memory address of cable card board CPU, realize that by this address spacer assembly the segmentation of message is transmitted.Because it all is local operation that cable card board CPU handles message, no switching network time-delay and competition, speed and efficient can be guaranteed, even switching network has time-delay when transmitting like this, also can not influence the work of cable card board CPU, effectively improve the bag forwarding performance of equipment.
Description of drawings
Fig. 1 is based on the system construction drawing of PCIE switching network in the prior art;
Fig. 2 is a PCIE data message form schematic diagram in the prior art;
Fig. 3 is a PCIE data message forwarding flow chart in the prior art;
Fig. 4 is a PCIE data message forwarding schematic diagram in the prior art;
Fig. 5 is the method schematic diagram of a kind of PCIE transfer of data among the present invention;
Fig. 6 is the form schematic diagram of message in the forwarding process among the present invention;
Fig. 7 is a cable card board structure chart among the present invention;
Fig. 8 is the PCIE data transmission system schematic diagram that has increased control device among the present invention.
Embodiment
The invention provides a kind of method of PCIE transfer of data, be applied to comprise in the system of cable card board, master control borad and PCIE interchanger, also comprise address isolation device and packet buffer device in the described cable card board, this method idiographic flow may further comprise the steps as shown in Figure 5:
Step s501, source cable card board CPU receives message from physical port.
Step s502, the free space of source cable card board CPU in the packet buffer device of the address isolation device application free time of this veneer, address isolation device returns to CPU to the idle address of packet buffer device.Wherein, the address isolation device of source cable card board can be obtained the idle address of described purpose cable card board packet buffer device by the PCIE interchanger from the address isolation device of purpose cable card board; Also can obtain the idle address of described purpose cable card board packet buffer device by the control device in the cable card board from the address isolation device of purpose cable card board.
Step s503, source cable card board CPU sends to address isolation device to message data, and address isolation device stores message in the packet buffer device into.
Step s504, the address isolation device of source cable card board is to the address isolation device application packet buffer address of purpose cable card board, and the purpose cable card board returns to source cable card board address isolation device to the free space address of this blackboard newspaper literary composition buffer storage.
Step s505, source cable card board address isolation device sends to switching network according to the idle address of the purpose cable card board packet buffer device that obtains framing PCIE message again, message is sent to the address isolation device of purpose cable card board by power board.
Step s506, the address isolation device of purpose cable card board stores message in the packet buffer device of purpose cable card board into.
Step s507, the address isolation device of purpose cable card board is to the CPU of purpose cable card board application memory headroom.
Step s508, the CPU of purpose cable card board return the address isolation device that idle memory address is given the purpose cable card board.
Step s509, the address isolation device of purpose cable card board framing PCIE message again sends to the CPU of purpose cable card board.
Step s510, purpose cable card board CPU sends message according to purpose plate number and port numbers from corresponding physical port.
As Fig. 6, be that final message sent the form of different phase message in repeating process after message received from the source cable card board from the purpose cable card board.Adopt as can be seen in the segmentation repeating process, the address of PCIE message has been carried out three times and has been changed, and realizes the requirement that message fragment is transmitted.Be specially: source cable card board CPU receives the message from physical port, then, after source cable card board CPU obtains the idle address of this blackboard newspaper literary composition buffer storage, to be assembled into the form of " the idle address+message of PCIE heading information+source cable card board packet buffer device ", store the packet buffer device of this plate into; Obtained the idle address of packet buffer device of purpose cable card board when the address spacer assembly after, be assembled into the form of " the idle address of PCIE heading information+purpose cable card board packet buffer device adds message "; After the address isolation device of purpose cable card board has been obtained this plate CPU memory address, message is assembled into the form of " the idle address+message of PCIE heading information+purpose cable card board CPU internal memory ", store the purpose cable card board CPU internal memory free time into.
The present invention also provides a kind of system of PCIE transfer of data, comprises cable card board, master control borad and PCIE interchanger.Wherein, cable card board comprises as shown in Figure 7: the packet buffer device is used to store message to be sent and from the message of switching network; Address isolation device, be used at sending direction, obtain the idle address of described purpose cable card board packet buffer device from the address isolation device of purpose cable card board, and the message to be sent in the packet buffer device of this plate is sent to the address isolation device of described purpose cable card board; At receive direction, will store into from the message of switching network in the described packet buffer device of this plate, obtain the memory address of this plate free time then, and the message in the packet buffer device of described plate is stored in the memory address of described free time.
Described packet buffer device specifically comprises: the first packet buffer unit is used to store message to be sent; The second packet buffer unit is used to store the message from switching network.
Described address isolation device specifically comprises: first message receives control unit, is used for storing message to be sent into the described first packet buffer unit; The second message sending controling unit, be used for obtaining the idle address of described purpose cable card board packet buffer device, and the message to be sent in the described packet buffer device sent to the address isolation device of described purpose cable card board from the address isolation device of purpose cable card board; Second message receives control unit, is used for storing the reception message from switching network into the described second packet buffer unit; The first message sending controling unit is used to obtain the memory address of this cable card board free time, and the reception message in the described packet buffer device is stored in the memory address of described free time.
Source cable card board CPU receives message from physical port, the free space of described source cable card board CPU in the packet buffer device of the address isolation device application free time of this veneer, address isolation device returns to CPU to the idle address of packet buffer device, and described source cable card board CPU receives control unit 1 to first message that message data sends in the address isolation device.First message receives control unit 1 message is stored into the first packet buffer unit 1; The second message sending controling unit 2 in the address isolation device is according to the address information of the idle address change message of packet buffer device in the purpose cable card board that obtains, again framing PCIE message sends to switching network, by power board message is sent to the address isolation device of purpose cable card board, the address isolation device of described purpose cable card board stores message in the packet buffer device of purpose cable card board into.
After second message reception control unit 2 receives message from the PCIE switching network, message is stored in the second packet buffer unit 2; The first message sending controling unit 1 sends in the memory headroom of CPU according to the address information in the memory headroom change PCIE of this plate CPU application head; Further send to physical port according to purpose plate number, destination slogan by CPU.
Wherein first message reception control unit 1, second message reception control unit 2, the first message sending controling unit 1, the second message sending controling unit 2 can be realized by software, also can realize by hardware, realize to be integrated in CPU inside by hardware, also can realize by external FPGA or ASIC.Wherein the interface between address isolation device and the CPU can be the PCIE interface, also can be the SPI4.2/XGMII interface, perhaps other virtual software interface etc.If interface is SPI4 or XGMII interface, above-mentioned treatment step can be simplified, because SPI4 and XGMII interface do not need corresponding memory address.
In addition, the present invention is optimized the scheme of Fig. 3, as shown in Figure 8, increased control device, the address isolation device that is used for the source cable card board is communicated by letter with the address isolation device of purpose cable card board with the idle address of the packet buffer device that obtains described purpose cable card board by control plane.Because it is congested that the PCIE switching network may exist, effectively obtain the address in order to guarantee the source cable card board from the purpose cable card board, on the address isolation device interface, increased control device.This control device is used to send the address isolation device of control message to the purpose cable card board, the data that control device sends are by the control plane of system, as control plane is Ethernet switching chip, then control device can be an ethernet mac controller, realize the interface conversion of address isolation device interface and Ethernet interface, thereby finish the communication of the address isolation device of different cable card boards.
The specific implementation process is: the source cable card board is when purpose cable card board application packet buffer address, spacer assembly does not adopt directly and sends the PCIE message to the PCIE interchanger, but send message to control device, as control device is the ethernet mac control chip, the control plane that the Ethernet switching chip that the message in applied address space sends by Ethernet interface is formed, further be forwarded to the control device of purpose cable card board by control plane, and then arrive the address isolation device of purpose plate.Equally, the address isolation device of purpose plate is delivered to idle address information the address isolation device of source cable card board.The realization of control device can be passed through software, hardware is realized, can be integrated on the address isolation device, also can be used as an independent unit.Control plane, the general network equipment all has a control plane in order to distinguish datum plane, guarantees to control the reliable and effective transmission of message, can directly use this control plane among the present invention, also can use an independently control plane separately.
Address isolation device is finished the termination of local cpu PCIE message among the present invention, be that address isolation device has local cache (packet buffer device), CPU and address isolation device are carried out message and are transmitted, space and address are write in application, remain according to the PCIE flow process of standard and operate, just local cpu is responded, rather than the CPU of opposite end cable card board responds by address isolation device.Be about to a transmission course and resolve into two local transmission and a switching network transmission, two local transmission speeds and performance are guaranteed, and the switching network transmission is finished by address isolation device control, even the problem on switching network time-delay and the efficient is arranged like this, do not influence the work of cable card board CPU yet, thereby making originally, the coupling between very tightly coupled two CPU has become loose coupling, in the system of multi-thread clamp, can alleviate the CPU processing latency of each cable card board greatly, improve the forwarding performance of system.
Through the above description of the embodiments, those skilled in the art can be well understood to the present invention and can realize by the mode that software adds essential general hardware platform, can certainly pass through hardware, but the former is better execution mode under a lot of situation.Based on such understanding, the part that technical scheme of the present invention contributes to prior art in essence in other words can embody with the form of software product, this computer software product is stored in the storage medium, comprise that some instructions are with so that a computer equipment (can be a personal computer, server, the perhaps network equipment etc.) carry out the described method of each embodiment of the present invention.
More than disclosed only be several specific embodiment of the present invention, still, the present invention is not limited thereto, any those skilled in the art can think variation all should fall into protection scope of the present invention.
Claims (13)
1. the method for a PCIE transfer of data is applied to comprise in the system of cable card board, master control borad and PCIE interchanger, also comprises address isolation device and packet buffer device in the described cable card board, it is characterized in that, said method comprising the steps of:
Source cable card board CPU stores message into the packet buffer device of described source cable card board by the address isolation device of described source cable card board;
The address isolation device of described source cable card board is obtained the idle address of described purpose cable card board packet buffer device from the address isolation device of purpose cable card board;
The address isolation device of described source cable card board stores described message in the packet buffer device of described purpose cable card board;
The address isolation device of described purpose cable card board is extracted described message, described message is sent to the CPU of described purpose cable card board.
2. the method for PCIE transfer of data according to claim 1 is characterized in that, source cable card board CPU specifically comprises the packet buffer device that the address isolation device of message by described source cable card board stores described source cable card board into:
Source cable card board CPU receives message from physical port;
The free space of described source cable card board CPU in the packet buffer device of the address isolation device application free time of this veneer, address isolation device returns to CPU to the idle address of packet buffer device;
Described source cable card board CPU sends to address isolation device to message data, and address isolation device stores message in the packet buffer device into.
3. the method for PCIE transfer of data according to claim 1 is characterized in that the idle address that the address isolation device of described source cable card board is obtained described purpose cable card board packet buffer device from the address isolation device of purpose cable card board specifically comprises:
The address isolation device of described source cable card board is to the idle address of the address isolation device application packet buffer device of described purpose cable card board;
The address isolation device of described purpose cable card board returns to the idle address of the packet buffer device of described purpose cable card board the address isolation device of described source cable card board.
4. the method for PCIE transfer of data according to claim 1 is characterized in that the address isolation device of described source cable card board specifically comprises the packet buffer device that described message stores described purpose cable card board into:
Source cable card board address isolation device sends to switching network according to the idle address of the purpose cable card board packet buffer device that obtains framing PCIE message again, message is sent to the address isolation device of purpose cable card board by power board;
The address isolation device of described purpose cable card board stores message in the packet buffer device of purpose cable card board into.
5. the method for PCIE transfer of data according to claim 1 is characterized in that the address isolation device of described purpose cable card board is extracted described message, and the CPU that described message is sent to described purpose cable card board specifically comprises:
The address isolation device of described purpose cable card board is to the CPU of described purpose cable card board application memory headroom;
The CPU of described purpose cable card board returns the address isolation device that idle memory address is given described purpose cable card board;
The address isolation device of described purpose cable card board sends to the CPU of purpose cable card board with the PCIE message;
Described purpose cable card board CPU sends described message according to purpose plate number and port numbers from corresponding physical port.
6. the method for PCIE transfer of data according to claim 1, it is characterized in that the idle address that the address isolation device of described source cable card board is obtained described purpose cable card board packet buffer device from the address isolation device of purpose cable card board is to realize or realize by the PCIE interchanger by the control device the cable card board.
7. the system of a PCIE transfer of data comprises cable card board, master control borad and PCIE interchanger, it is characterized in that, also comprises in the described cable card board:
The packet buffer device is used to store message to be sent and from the message of switching network;
Address isolation device, be used at sending direction, obtain the idle address of described purpose cable card board packet buffer device from the address isolation device of purpose cable card board, and the message to be sent in the packet buffer device of this plate is sent to the address isolation device of described purpose cable card board; At receive direction, will store into from the message of switching network in the described packet buffer device of this plate, obtain the memory address of this plate free time then, and the message in the packet buffer device of described plate is stored in the memory address of described free time.
8. as the system of PCIE transfer of data as described in the claim 7, it is characterized in that described packet buffer device specifically comprises:
The first packet buffer unit is used to store message to be sent;
The second packet buffer unit is used to store the message from switching network.
9. as the system of PCIE transfer of data as described in the claim 7, it is characterized in that described address isolation device specifically comprises:
First message receives control unit, is used for storing message to be sent into the described first packet buffer unit;
The second message sending controling unit, be used for obtaining the idle address of described purpose cable card board packet buffer device, and the message to be sent in the described packet buffer device sent to the address isolation device of described purpose cable card board from the address isolation device of purpose cable card board;
Second message receives control unit, is used for storing the reception message from switching network into the described second packet buffer unit;
The first message sending controling unit is used to obtain the memory address of this cable card board free time, and the reception message in the described packet buffer device is stored in the memory address of described free time.
10. as the system of PCIE transfer of data as described in the claim 7, it is characterized in that described cable card board also comprises:
Control device, the address isolation device that is used for the source cable card board is communicated by letter with the address isolation device of purpose cable card board with the idle address of the packet buffer device that obtains described purpose cable card board by control plane.
11. a cable card board is characterized in that, comprising:
The packet buffer device is used to store message to be sent and from the message of switching network;
Address isolation device, be used at sending direction, obtain the idle address of described purpose cable card board packet buffer device from the address isolation device of purpose cable card board, and the message to be sent in the packet buffer device of this plate is sent to the address isolation device of described purpose cable card board.
12. as cable card board as described in the claim 11, it is characterized in that, at receive direction, to store into from the message of switching network in the described packet buffer device of this plate, obtain the memory address of this plate free time then, and the message in the packet buffer device of described plate is stored in the memory address of described free time.
13. as cable card board as described in claim 11 or 12, it is characterized in that described cable card board also comprises control device, be used for communicating by letter to transmit the idle address of packet buffer device with the opposite end cable card board.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2007103014523A CN101227296B (en) | 2007-12-27 | 2007-12-27 | Method, system for transmitting PCIE data and plate card thereof |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2007103014523A CN101227296B (en) | 2007-12-27 | 2007-12-27 | Method, system for transmitting PCIE data and plate card thereof |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN101227296A true CN101227296A (en) | 2008-07-23 |
| CN101227296B CN101227296B (en) | 2010-11-10 |
Family
ID=39859066
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN2007103014523A Active CN101227296B (en) | 2007-12-27 | 2007-12-27 | Method, system for transmitting PCIE data and plate card thereof |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN101227296B (en) |
Cited By (11)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101150527B (en) * | 2007-11-09 | 2010-09-01 | 杭州华三通信技术有限公司 | A PCIE data transmission method, system and device |
| CN102195868A (en) * | 2010-12-17 | 2011-09-21 | 曙光信息产业(北京)有限公司 | Method and device for dynamically classifying network messages at high efficiency |
| CN102594708A (en) * | 2012-03-22 | 2012-07-18 | 北京星网锐捷网络技术有限公司 | Flow control method and device, line cards and distributed network equipment |
| WO2012119414A1 (en) * | 2011-08-24 | 2012-09-13 | 华为技术有限公司 | Method and device for controlling traffic of switching network |
| CN102694717A (en) * | 2011-03-23 | 2012-09-26 | 成都市华为赛门铁克科技有限公司 | Method, device and system for transmitting messages on PCIE bus |
| CN102739536A (en) * | 2012-06-26 | 2012-10-17 | 华为技术有限公司 | Method for caching messages and router |
| CN103077148A (en) * | 2013-01-04 | 2013-05-01 | 浪潮(北京)电子信息产业有限公司 | PCIE (Peripheral Component Interconnect Express)-based host communication method and host |
| CN103220236A (en) * | 2012-01-21 | 2013-07-24 | 华为技术有限公司 | Management method for exchanging chip ports, main control panel, exchanging panel and system |
| CN103430161A (en) * | 2012-11-15 | 2013-12-04 | 华为技术有限公司 | Method, device and system based on PCIE Switch communication |
| CN109257431A (en) * | 2018-10-12 | 2019-01-22 | 微网云（深圳）技术有限公司 | distributed server system |
| CN113836058A (en) * | 2021-09-13 | 2021-12-24 | 南京南瑞继保电气有限公司 | Method, device, equipment and storage medium for data exchange between board cards |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1184781C (en) * | 2002-05-22 | 2005-01-12 | 华为技术有限公司 | Packaging retransmission method of message in network communication |
| CN100421424C (en) * | 2005-10-25 | 2008-09-24 | 杭州华三通信技术有限公司 | Integrated router based on PCI Express bus |
-
2007
- 2007-12-27 CN CN2007103014523A patent/CN101227296B/en active Active
Cited By (19)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101150527B (en) * | 2007-11-09 | 2010-09-01 | 杭州华三通信技术有限公司 | A PCIE data transmission method, system and device |
| CN102195868B (en) * | 2010-12-17 | 2015-05-20 | 曙光信息产业(北京)有限公司 | Method and device for dynamically classifying network messages at high efficiency |
| CN102195868A (en) * | 2010-12-17 | 2011-09-21 | 曙光信息产业(北京)有限公司 | Method and device for dynamically classifying network messages at high efficiency |
| CN102694717A (en) * | 2011-03-23 | 2012-09-26 | 成都市华为赛门铁克科技有限公司 | Method, device and system for transmitting messages on PCIE bus |
| CN102694717B (en) * | 2011-03-23 | 2017-04-12 | 华为数字技术（成都）有限公司 | Method, device and system for transmitting messages on PCIE bus |
| WO2012119414A1 (en) * | 2011-08-24 | 2012-09-13 | 华为技术有限公司 | Method and device for controlling traffic of switching network |
| CN103220236B (en) * | 2012-01-21 | 2017-04-12 | 华为技术有限公司 | Management method for exchanging chip ports, main control panel, exchanging panel and system |
| CN103220236A (en) * | 2012-01-21 | 2013-07-24 | 华为技术有限公司 | Management method for exchanging chip ports, main control panel, exchanging panel and system |
| CN102594708A (en) * | 2012-03-22 | 2012-07-18 | 北京星网锐捷网络技术有限公司 | Flow control method and device, line cards and distributed network equipment |
| CN102739536B (en) * | 2012-06-26 | 2016-03-02 | 华为技术有限公司 | A kind of message caching method and router |
| CN102739536A (en) * | 2012-06-26 | 2012-10-17 | 华为技术有限公司 | Method for caching messages and router |
| WO2014075255A1 (en) * | 2012-11-15 | 2014-05-22 | 华为技术有限公司 | Method, apparatus and system for communication based on pcie switch |
| CN103430161A (en) * | 2012-11-15 | 2013-12-04 | 华为技术有限公司 | Method, device and system based on PCIE Switch communication |
| CN103430161B (en) * | 2012-11-15 | 2016-12-21 | 华为技术有限公司 | The method of a kind of Based PC IE Switch communication, Apparatus and system |
| CN103077148B (en) * | 2013-01-04 | 2015-09-23 | 浪潮(北京)电子信息产业有限公司 | A kind of host communication method of Based PC IE and main frame |
| CN103077148A (en) * | 2013-01-04 | 2013-05-01 | 浪潮(北京)电子信息产业有限公司 | PCIE (Peripheral Component Interconnect Express)-based host communication method and host |
| CN109257431A (en) * | 2018-10-12 | 2019-01-22 | 微网云（深圳）技术有限公司 | distributed server system |
| CN109257431B (en) * | 2018-10-12 | 2021-04-13 | 微网云(深圳)科技有限公司 | Distributed server system |
| CN113836058A (en) * | 2021-09-13 | 2021-12-24 | 南京南瑞继保电气有限公司 | Method, device, equipment and storage medium for data exchange between board cards |
Also Published As
| Publication number | Publication date |
|---|---|
| CN101227296B (en) | 2010-11-10 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN101227296B (en) | Method, system for transmitting PCIE data and plate card thereof | |
| CN101150527B (en) | A PCIE data transmission method, system and device | |
| KR101559644B1 (en) | Communication control system, switch node, and communication control method | |
| US7890672B2 (en) | Data processing apparatus and data transfer method | |
| CN101242371B (en) | Method, system and device router overlapping based on PCIe exchange architecture | |
| US10848442B2 (en) | Heterogeneous packet-based transport | |
| US7110400B2 (en) | Random access memory architecture and serial interface with continuous packet handling capability | |
| JP4368371B2 (en) | NoC router to which AXI is applied, NI, NoC system, and its interleaving method | |
| CN108270676B (en) | Network data processing method and device based on Intel DPDK | |
| KR101401874B1 (en) | Communication control system, switching node, communication control method and communication control program | |
| US20060251120A1 (en) | Host ethernet adapter for networking offload in server environment | |
| US7492771B2 (en) | Method for performing a packet header lookup | |
| CN100553199C (en) | Method of realizing group broadcasting, system and equipment based on the PCIE switching network | |
| CN101242284B (en) | Communication method and network device based on SPI bus | |
| JP2008546298A (en) | Electronic device and communication resource allocation method | |
| CN106571991B (en) | Data transmission method and device | |
| US20220385598A1 (en) | Direct data placement | |
| US10178018B2 (en) | Transmission and reception devices | |
| EP2497031B1 (en) | Network switch | |
| US7903687B2 (en) | Method for scheduling, writing, and reading data inside the partitioned buffer of a switch, router or packet processing device | |
| WO2016123975A1 (en) | Data transmission method and apparatus | |
| US20040017813A1 (en) | Transmitting data from a plurality of virtual channels via a multiple processor device | |
| JP2003289315A (en) | Packet transfer apparatus and packet transfer method | |
| US20040030799A1 (en) | Bandwidth allocation fairness within a processing system of a plurality of processing devices | |
| JPH10112726A (en) | Packet router processor |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CP03 | Change of name, title or address | ||
| CP03 | Change of name, title or address |
Address after: 310052 Binjiang District Changhe Road, Zhejiang, China, No. 466, No. Patentee after: Xinhua three Technology Co., Ltd. Address before: 310053 Hangzhou hi tech Industrial Development Zone, Zhejiang province science and Technology Industrial Park, No. 310 and No. six road, HUAWEI, Hangzhou production base Patentee before: Huasan Communication Technology Co., Ltd. |