CN101212436B - High pass filter frequency response characteristic compensator and method and zero intermediate frequency receiver - Google Patents

High pass filter frequency response characteristic compensator and method and zero intermediate frequency receiver Download PDF

Info

Publication number
CN101212436B
CN101212436B CN2006101696133A CN200610169613A CN101212436B CN 101212436 B CN101212436 B CN 101212436B CN 2006101696133 A CN2006101696133 A CN 2006101696133A CN 200610169613 A CN200610169613 A CN 200610169613A CN 101212436 B CN101212436 B CN 101212436B
Authority
CN
China
Prior art keywords
data sequence
pass filter
high pass
frequency
direct current
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN2006101696133A
Other languages
Chinese (zh)
Other versions
CN101212436A (en
Inventor
邹勇
梅德军
刘奋飞
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Leadcore Technology Co Ltd
Original Assignee
Datang Mobile Communications Equipment Co Ltd
Leadcore Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Datang Mobile Communications Equipment Co Ltd, Leadcore Technology Co Ltd filed Critical Datang Mobile Communications Equipment Co Ltd
Priority to CN2006101696133A priority Critical patent/CN101212436B/en
Publication of CN101212436A publication Critical patent/CN101212436A/en
Application granted granted Critical
Publication of CN101212436B publication Critical patent/CN101212436B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Noise Elimination (AREA)

Abstract

The invention discloses a device for compensating frequency response characteristic of a high-pass filter and a method thereof as well as a zero-if receiver; wherein the device for compensating frequency response characteristic of the high-pass filter consists of an A/D conversion module respectively connected with the corresponding high-pass filter, which is used for converting a signal after the high-pass filter filters a DC shift into a digital signal and outputting the digital signal; a digital compensation filter used for receiving the outputted signal of the A/D conversion module to carry out digital signal processing; a 3dB cutoff frequency of an equivalent high-pass filter formed by combination of the digital compensation filter and the high-pass filter is lower than that of the high-pass filter. By using the invention, effect of the system on a useful signal can be effective minished.

Description

The compensation arrangement of the Frequency Response of high pass filter and method and zero intermediate frequency reciver
Technical field
The present invention relates to zero intermediate frequency reciver, particularly the compensation arrangement of the frequency response characteristic of high pass filter and method in the zero intermediate frequency reciver.
Background technology
In the zero intermediate frequency reciver framework, as shown in Figure 1, because local oscillation signal LO can be leaked to the radio-frequency (RF) signal input end mouth of frequency mixer, cause the self-mixing phenomenon, produced direct current offset, and this direct current biasing will cause that thereby ADC is saturated to cause serious distorted signals, and therefore (before the ADC) must suppress direct current offset when the back level is handled, and common way is to use high pass filter.
As shown in Figure 1, existing employing high pass filter carries out comprising in the zero intermediate frequency reciver that direct current offset suppresses:
Low noise amplifier (Low Noise Amplifier, LNA);
The frequency mixer of a pair of relation of being orthogonal, be used for received signal down-convert to a pair of on in-phase signal path and orthogonal signalling path will be by the orthogonal signalling of demodulation, wherein, received signal is by mixing the realization down-conversion with local oscillation signal LO;
High pass filter is used for the target signal filter direct current offset after the down-conversion;
Low pass filter and AGC are used for the down-conversion signal behind the filtering direct current offset is carried out being divided into I road and the output of Q road after the respective handling.
Yet shown in Figure 1 comprising is used for suppressing the zero intermediate frequency reciver of the high pass filter of direct current offset, high pass filter in the filtering direct current offset filtering a part of useful signal.
The 3dB frequency f of high pass filter cWith signal bandwidth f dCompare, the big more deterioration degree to signal quality of ratio is big more, can use Error Vector Magnitude (EVM) to weigh at this signal quality.That is to say that the Frequency Response of high pass filter has had a strong impact on the EVM of received signal.
In real system, high pass filter 3dB frequency f cLow more, the stabilization time that its rank respond more is also long more, yet, because the mode of analog filter, 3dB frequency f are adopted in the realization of high pass filter more cLow more, realize that cost is high more, so in the real system, high pass filter 3dB frequency f cGenerally about 10kHz.
Simultaneously, can find,, work as f for the ideal signal of spreading rate 1.28MHz QPSK modulation by emulation and actual test c=8.7kHz, influence can reach about 20% to EVM.
Because the frequency response of high pass filter has had a strong impact on the EVM of signal, and EVM is big more, the signal to noise ratio of output signal is more little.Adopting high-order modulating, the demanding system of output signal-to-noise ratio as adopting the HSDPA system of 16QAM modulation system, can have a strong impact on the throughput of system.
Therefore be necessary the frequency response of high pass filter is compensated, reduce its influence useful signal.
Summary of the invention
The object of the present invention is to provide a kind of compensation arrangement and method of Frequency Response of high pass filter, reduce high pass filter influence to useful signal when carrying out the filtering direct current offset, guarantee the throughput of system.
To achieve these goals, the invention provides a kind of compensation arrangement of Frequency Response of high pass filter, wherein, comprising:
The A/D modular converter connects with corresponding high pass filter respectively, and being used for the conversion of signals behind the high pass filter filtering direct current offset is to export after the digital signal;
Digital compensation filter, the output signal that is used to receive the A/D modular converter is carried out Digital Signal Processing;
Combine with the high pass filter 3dB cut-off frequency of the equivalent high pass filter that forms of described digital compensation filter is lower than the 3dB cut-off frequency of described high pass filter.
Above-mentioned compensation arrangement wherein, also comprises:
The direct current offset cancellation module be used for amplifying at the nearly zero-frequency direct current offset that numeric field is eliminated by digital compensation filter brought, and nearly zero-frequency direct current offset amplifying signal has been eliminated in output.
Above-mentioned compensation arrangement, wherein, described direct current offset cancellation module specifically comprises:
Original sampling data sequence acquisition module is used for obtaining a time-limited original sampling data sequence from the output signal sampling of digital compensation filter;
The second data sequence acquisition module is used for described original sampling data sequence is asked on average every the data point of first number, and gives data point corresponding in the original sampling data sequence with this mean value that obtains assignment again, obtains second data sequence;
The 3rd data sequence acquisition module is exported after being used for the original sampling data sequence deducted the 3rd data sequence that obtains after second data sequence.
In order better to realize above-mentioned purpose, the present invention also provides a kind of compensation method of Frequency Response of high pass filter, wherein, comprising:
The A/D switch process carries out A/D conversion back output with the output signal of high pass filter;
The numeric field compensation process utilizes a digital compensation filter to carry out Digital Signal Processing the signal after the A/D conversion; Described digital compensation filter combines the 3dB cut-off frequency of the equivalent high pass filter that forms less than the 3dB cut-off frequency of described high pass filter with described high pass filter.
Above-mentioned compensation method wherein, also comprises:
The direct current removal process is eliminated the nearly zero-frequency direct current offset that is brought by the digital compensation step at numeric field and is amplified.
Above-mentioned compensation method, wherein, described direct current removal process specifically comprises:
Obtain a time-limited original sampling data sequence from the output signal sampling of digital compensation filter;
Described original sampling data sequence is asked on average every the data point of first number, and will be obtained second data sequence after the data point of this mean value that obtains assignment again to correspondence in the original sampling data sequence;
Export after the original sampling data sequence deducted the 3rd data sequence that obtains after second data sequence.
In order better to realize above-mentioned purpose, the present invention also provides a kind of zero intermediate frequency reciver, comprises the frequency mixer and the high pass filter of low noise amplifier, a pair of relation of being orthogonal, and wherein, also comprises:
The A/D modular converter connects with corresponding high pass filter respectively, and being used for the conversion of signals behind the high pass filter filtering direct current offset is to export after the digital signal;
Digital compensation filter, the output signal that is used to receive the A/D modular converter is carried out Digital Signal Processing;
Combine with the high pass filter 3dB cut-off frequency of the equivalent high pass filter that forms of described digital compensation filter is lower than the 3dB cut-off frequency of described high pass filter.
Above-mentioned zero intermediate frequency reciver wherein, also comprises:
The direct current offset cancellation module be used for amplifying at the nearly zero-frequency direct current offset that numeric field is eliminated by digital compensation filter brought, and nearly zero-frequency direct current offset amplifying signal has been eliminated in output.
Above-mentioned zero intermediate frequency reciver, wherein, described direct current offset cancellation module specifically comprises:
Original sampling data sequence acquisition module is used for obtaining a time-limited original sampling data sequence from the output signal sampling of digital compensation filter;
The second data sequence acquisition module is used for described original sampling data sequence is asked on average every the data point of first number, and gives data point corresponding in the original sampling data sequence with this mean value that obtains assignment again, obtains second data sequence;
The 3rd data sequence acquisition module is exported after being used for the original sampling data sequence deducted the 3rd data sequence that obtains after second data sequence.
The compensation arrangement of the Frequency Response of high pass filter of the present invention, compensation method and zero intermediate frequency reciver are by being provided with a digital compensation filter at numeric field, reduce the 3dB cut-off frequency of equivalent high pass filter, therefore effectively reduced influence to useful signal, by utilizing direct current skew cancellation module to eliminate, therefore further reduced influence simultaneously to useful signal because the nearly zero-frequency direct current offset that digital compensation filter is introduced amplifies.
Description of drawings
Fig. 1 is the brief configuration schematic diagram of the zero intermediate frequency reciver of existing band high pass filter;
Fig. 2 is the structural representation of compensation arrangement of the Frequency Response of high pass filter of the present invention;
Fig. 3 is the flow chart of compensation method of the Frequency Response of high pass filter of the present invention.
Embodiment
The compensation arrangement of the Frequency Response of high pass filter of the present invention and method, and in the corresponding zero intermediate frequency reciver, by this compensation arrangement is set, make it to combine the high pass filter of formation one equivalence with original high pass filter, the 3dB cut-off frequency of this equivalence high pass filter is lower than the 3dB cut-off frequency of high pass filter, therefore when reducing signal processing to the influence of useful signal.
The compensation arrangement of the Frequency Response of high pass filter of the present invention specifically comprises as shown in Figure 2:
Two A/D modular converters connect with corresponding high pass filter respectively, and the conversion of signals that is used for high pass filter filtering direct current offset is to export after the digital signal;
Digital compensation filter, being used for combining with high pass filter forms the high pass filter of an equivalence, and the 3dB cut-off frequency of the high pass filter that this is equivalent is lower than the 3dB cut-off frequency of high pass filter.
The front is mentioned, existing high pass filter is an analog filter, if on existing basis, reduce the 3dB cut-off frequency, the adverse consequences that can cause cost sharply to promote, therefore in the compensation arrangement of the present invention, after at first the conversion of signals of high pass filter being digital signal, utilize digitized compensating filter to handle by two A/D modular converters.
Design to the digital compensation filter in the compensation arrangement of the Frequency Response of high pass filter of the present invention is elaborated below.
The transfer function of existing high pass filter is known, is assumed to be H at this I(s), wherein comprise the parameter relevant in this transfer function with the 3dB cut-off frequency.
As transfer function H ( s ) = s 3 ( s + a ) 3 , Its 3dB is by being a 2 · π 1 2 1 3 - 1 .
At this, be lower than the 3dB cut-off frequency of high pass filter for the 3dB cut-off frequency of the equivalent high pass filter behind the feasible increase digital compensation filter, then only need the transfer function of equivalent high pass filter identical with the structure of the transfer function of high pass filter, the parameter relevant with the 3dB cut-off frequency can be set the 3dB cut-off frequency of equivalent high pass filter in the transfer function of the equivalent high pass filter of corresponding simultaneously adjustment.
At this, the transfer function of supposing equivalent high pass filter is H O(s), the transfer function of digital compensation filter is H (s), because H O(s)=H I(s) H (s), therefore:
H(s)=H O(s)/H I(s)
Can obtain the structure of corresponding digital compensating filter under the situation that transfer function is determined,, not repeat them here because our department is divided into those of ordinary skills and does not need creative work to realize.
After yet the present invention utilizes digital compensation filter to reduce the 3dB cut-off frequency of equivalent high pass filter, yet the direct current offset of nearly zero-frequency is amplified again, therefore, further comprise in the compensation arrangement of the Frequency Response of high pass filter of the present invention:
The direct current offset cancellation module be used for eliminating by the direct current offset that digital compensation filter brought at numeric field, and nearly zero-frequency direct current offset amplifying signal has been eliminated in output.
Below above-mentioned direct current offset cancellation module is described in more detail.
The direct current offset cancellation module specifically comprises:
Original sampling data sequence acquisition module is used for obtaining a time-limited original sampling data sequence from the output signal sampling of digital compensation filter;
The second data sequence acquisition module is used for described original sampling data sequence is asked on average every the data point of first number, and gives data point corresponding in the original sampling data sequence with this mean value that obtains assignment again, obtains second data sequence;
The 3rd data sequence acquisition module is exported after being used for the original sampling data sequence deducted the 3rd data sequence that obtains after second data sequence.
The detailed operation process of direct current offset cancellation module is as described below:
At first sampling obtains a time-limited data sequence from the output sequence of digital compensation filter, and at this called after x (n), wherein 0≤n≤N-1 for simplicity, supposes N=M (d+1), and d is an integer;
Then, the every M of the data sequence of this a sampling data point is asked once average, and give corresponding data point, obtain new data sequence x this mean value that obtains assignment again k(n);
At last, sample sequence x (n) is deducted respective x successively k(n) obtain the output of new data sequence y (n) back, this data sequence y (n) has eliminated the influence of direct current offset.
Only proposed the implementation of the influence of cancellation of DC offset above, how not selected M to realize cancellation of DC offset, will be described in detail this part below but provide.
Finite length sequence: x (n), 0≤n≤N-1, its DFT (two-dimensional Fourier transform) is transformed to:
X [ k ] = 1 N Σ n = 0 N - 1 x ( n ) W N kn , 0 ≤ k ≤ N - 1 0 , else - - - ( 1 )
Wherein, W N=e -j (2 π/N), at this, the description of subsequent calculations process for convenience is at this supposition N/M=d+1.
The every M of the data sequence of this a sampling data point is asked once average, and gives the data sequence that obtains after the corresponding data point as follows this mean value that obtains assignment again:
x e ( n ) = 1 M { Σ i = 0 M - 1 x ( i ) [ u ( n ) - u ( n - M ) ] +
Σ i = M 2 M - 1 x ( i ) [ u ( n - M ) - u ( n - 2 M ) ] + · · · Σ i = dM N - 1 x ( i ) [ u ( n - dM ) - u ( n - N ) ] }
Above-mentioned data sequence is carried out can obtaining after the Fourier transform:
X e [ k ] = 1 N 1 M [ Σ n = 0 M - 1 W N kn Σ i = 0 M - 1 x ( i ) + Σ n = M 2 M - 1 W N kn Σ i = M 2 M - 1 x ( i ) + · · · Σ n = dM N - 1 W N kn Σ i = dM N - 1 x ( i ) ]
= 1 N 1 M [ 1 - W N kM 1 - W N k Σ i = 0 M - 1 x ( i ) + W N kM 1 - W N kM 1 - W N k Σ i = M 2 M - 1 x ( i ) + · · · W N kdM 1 - W N kM 1 - W N k Σ i = dM N - 1 x ( i ) ]
= 1 N 1 M 1 - W N kM 1 - W N k [ Σ i = 0 M - 1 x ( i ) + W N kM Σ i = M 2 M - 1 x ( i ) + · · · W N kdM Σ i = dM N - 1 x ( i ) ]
The front is mentioned, and the direct current offset cancellation module is last, and sample sequence x (n) is deducted respective x successively k(n) obtain the output of new data sequence y (n) back, that is: y (n)=x (n)-x e(n), therefore:
Y [ k ] = 1 N Σ i = 0 N - 1 x ( i ) W N ki - 1 N 1 M 1 - W N kM 1 - W N k [ Σ i = 0 M - 1 x ( i ) + W N kM Σ i = M 2 M - 1 x ( i ) + · · · W N kdM Σ i = dM N - 1 x ( i ) ]
= X ( k ) - 1 N 1 M 1 - W N kM 1 - W N k ES ( k )
Wherein: ES ( k ) = [ Σ i = 0 M - 1 x ( i ) + W N kM Σ i = M 2 M - 1 x ( i ) + · · · W N kdM Σ i = dM N - 1 x ( i ) ]
When signal x (n) is random signal, then
Σ i = 0 M - 1 x ( i ) M = Σ i = M 2 M - 1 x ( i ) M = · · · = Σ i = dM N - 1 x ( i ) M = X ( 0 )
Therefore:
Y [ k ] = 1 N Σ i = 0 N - 1 x ( i ) W N ki - 1 N 1 M 1 - W N kM 1 - W N k [ Σ i = 0 M - 1 x ( i ) + W N kM Σ i = M 2 M - 1 x ( i ) + · · · W N kdM Σ i = dM N - 1 x ( i ) ]
= X ( k ) - 1 N 1 - W N kM 1 - W N k ( 0 ) * 1 - W N kdM 1 - W N kM = X ( k ) - X ( 0 ) 1 N 1 - W N kdM 1 - W N k
Its transfer function is by M, and N and X (0) determine, under the situation of selecting certain N, can determine the numerical value of this M according to the degree of the required cancellation of DC offset of direct current offset cancellation module.
As shown in Figure 3, the compensation method of the Frequency Response of high pass filter of the present invention comprises the steps:
The A/D switch process carries out the A/D conversion with the output signal of high pass filter;
The numeric field compensation process obtains the signal after A/D changes, and utilizes a digital compensation filter to carry out signal processing; The 3dB cut-off frequency of described digital compensation filter and the formed equivalence filter of described high pass filter is less than the 3dB cut-off frequency of described high pass filter;
The direct current removal process is eliminated the nearly zero-frequency direct current offset that is brought by the digital compensation step at numeric field and is amplified.
Wherein, this direct current removal process specifically comprises:
Obtain a time-limited original sampling data sequence;
Described original sampling data sequence is asked on average every the data point of first number, and given data point corresponding in the original sampling data sequence, obtain second data sequence this mean value that obtains assignment again;
Export after the original sampling data sequence deducted the 3rd data sequence that obtains after second data sequence.
Zero intermediate frequency reciver of the present invention comprises:
Reception antenna;
Low noise amplifier (Low Noise Amplifier, LNA);
The frequency mixer of a pair of relation of being orthogonal, be used for received signal down-convert to a pair of on in-phase signal path and orthogonal signalling path will be by the orthogonal signalling of demodulation, wherein, received signal is by mixing the realization down-conversion with local oscillation signal LO;
High pass filter is used for the target signal filter direct current offset after the down-conversion;
Low pass filter and AGC are used for the down-conversion signal behind the filtering direct current offset is carried out being divided into I road and the output of Q road after the respective handling;
Wherein, also comprise the compensation arrangement as shown in Figure 2 that is connected in high frequency filter, this compensation arrangement specifically comprises:
Two A/D modular converters connect with corresponding high pass filter respectively, and the conversion of signals that is used for high pass filter filtering direct current offset is to export after the digital signal;
Digital compensation filter, being used for combining with high pass filter forms the high pass filter of an equivalence, and the 3dB cut-off frequency of the high pass filter that this is equivalent is lower than the 3dB cut-off frequency of high pass filter.
Simultaneously, this zero intermediate frequency reciver also can comprise the direct current offset cancellation module, owing to be described in detail in front, does not repeat them here.
The above only is a preferred implementation of the present invention; should be pointed out that for those skilled in the art, under the prerequisite that does not break away from the principle of the invention; can also make some improvements and modifications, these improvements and modifications also should be considered as protection scope of the present invention.

Claims (6)

1. the compensation arrangement of the Frequency Response of a high pass filter is characterized in that, comprising:
The A/D modular converter connects with corresponding high pass filter respectively, and being used for the conversion of signals behind the high pass filter filtering direct current offset is to export after the digital signal;
Digital compensation filter, the output signal that is used to receive the A/D modular converter is carried out Digital Signal Processing;
Combine with the high pass filter 3dB cut-off frequency of the equivalent high pass filter that forms of described digital compensation filter is lower than the 3dB cut-off frequency of described high pass filter;
The direct current offset cancellation module be used for amplifying at the nearly zero-frequency direct current offset that numeric field is eliminated by digital compensation filter brought, and nearly zero-frequency direct current offset amplifying signal has been eliminated in output.
2. compensation arrangement according to claim 1 is characterized in that, described direct current offset cancellation module specifically comprises:
Original sampling data sequence acquisition module is used for obtaining a time-limited original sampling data sequence from the output signal sampling of digital compensation filter;
The second data sequence acquisition module is used for described original sampling data sequence is asked on average every the data point of first number, and gives data point corresponding in the original sampling data sequence with this mean value that obtains assignment again, obtains second data sequence;
The 3rd data sequence acquisition module is exported after being used for the original sampling data sequence deducted the 3rd data sequence that obtains after second data sequence, and the 3rd data sequence is to have eliminated nearly zero-frequency direct current offset amplifying signal.
3. the compensation method of the Frequency Response of a high pass filter is characterized in that, comprising:
The A/D switch process carries out A/D conversion back output with the output signal of high pass filter;
The numeric field compensation process utilizes a digital compensation filter to carry out Digital Signal Processing the signal after the A/D conversion; Described digital compensation filter combines the 3dB cut-off frequency of the equivalent high pass filter that forms less than the 3dB cut-off frequency of described high pass filter with described high pass filter; And
The direct current removal process is eliminated the nearly zero-frequency direct current offset that is brought by the digital compensation step at numeric field and is amplified.
4. compensation method according to claim 3 is characterized in that, described direct current removal process specifically comprises:
Obtain a time-limited original sampling data sequence from the output signal sampling of digital compensation filter;
Described original sampling data sequence is asked on average every the data point of first number, and will be obtained second data sequence after the data point of this mean value that obtains assignment again to correspondence in the original sampling data sequence;
Export after the original sampling data sequence deducted the 3rd data sequence that obtains after second data sequence, the 3rd data sequence is to have eliminated nearly zero-frequency direct current offset amplifying signal.
5. a zero intermediate frequency reciver comprises low noise amplifier, a pair of frequency mixer and the high pass filter that is orthogonal and concerns, it is characterized in that, also comprises:
The A/D modular converter connects with corresponding high pass filter respectively, and being used for the conversion of signals behind the high pass filter filtering direct current offset is to export after the digital signal;
Digital compensation filter, the output signal that is used to receive the A/D modular converter is carried out Digital Signal Processing;
Combine with the high pass filter 3dB cut-off frequency of the equivalent high pass filter that forms of described digital compensation filter is lower than the 3dB cut-off frequency of described high pass filter;
The direct current offset cancellation module be used for amplifying at the nearly zero-frequency direct current offset that numeric field is eliminated by digital compensation filter brought, and nearly zero-frequency direct current offset amplifying signal has been eliminated in output.
6. zero intermediate frequency reciver according to claim 5 is characterized in that, described direct current offset cancellation module specifically comprises:
Original sampling data sequence acquisition module is used for obtaining a time-limited original sampling data sequence from the output signal sampling of digital compensation filter;
The second data sequence acquisition module is used for described original sampling data sequence is asked on average every the data point of first number, and gives data point corresponding in the original sampling data sequence with this mean value that obtains assignment again, obtains second data sequence;
The 3rd data sequence acquisition module is exported after being used for the original sampling data sequence deducted the 3rd data sequence that obtains after second data sequence, and the 3rd data sequence is to have eliminated nearly zero-frequency direct current offset amplifying signal.
CN2006101696133A 2006-12-25 2006-12-25 High pass filter frequency response characteristic compensator and method and zero intermediate frequency receiver Active CN101212436B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN2006101696133A CN101212436B (en) 2006-12-25 2006-12-25 High pass filter frequency response characteristic compensator and method and zero intermediate frequency receiver

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN2006101696133A CN101212436B (en) 2006-12-25 2006-12-25 High pass filter frequency response characteristic compensator and method and zero intermediate frequency receiver

Publications (2)

Publication Number Publication Date
CN101212436A CN101212436A (en) 2008-07-02
CN101212436B true CN101212436B (en) 2010-11-03

Family

ID=39612116

Family Applications (1)

Application Number Title Priority Date Filing Date
CN2006101696133A Active CN101212436B (en) 2006-12-25 2006-12-25 High pass filter frequency response characteristic compensator and method and zero intermediate frequency receiver

Country Status (1)

Country Link
CN (1) CN101212436B (en)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101304256B (en) * 2008-07-08 2013-05-22 北京天碁科技有限公司 Method for eliminating direct current bias
CN103095619B (en) * 2011-10-28 2016-08-03 联芯科技有限公司 Direct current elimination method and device
CN104035079B (en) * 2014-06-12 2016-07-20 浙江大学 A kind of signal performance compensation method of novel zero intermediate frequency pulse compression radar system

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1307749A (en) * 1998-06-30 2001-08-08 夸尔柯姆股份有限公司 Method and apparatus for d.c. offset carrection in digital-to-analog converters
CN1359562A (en) * 1999-02-22 2002-07-17 艾利森电话股份有限公司 Radlo receiver and method for preloading an average dc-offset into a channel filter
CN1435951A (en) * 2002-01-30 2003-08-13 日本电气株式会社 Base band circuit of receiver and low frequency cut-off frequency controlling method
CN1592285A (en) * 2003-06-09 2005-03-09 扬智科技股份有限公司 Device for WLAN baseband processing with DC offset reduction and electronic device
CN1813398A (en) * 2003-06-25 2006-08-02 美商内数位科技公司 Digital baseband receiver including a high pass filter compensation module for suppressing group delay variation distortion incurred due to analog high pass filter deficiencies

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1307749A (en) * 1998-06-30 2001-08-08 夸尔柯姆股份有限公司 Method and apparatus for d.c. offset carrection in digital-to-analog converters
CN1359562A (en) * 1999-02-22 2002-07-17 艾利森电话股份有限公司 Radlo receiver and method for preloading an average dc-offset into a channel filter
CN1435951A (en) * 2002-01-30 2003-08-13 日本电气株式会社 Base band circuit of receiver and low frequency cut-off frequency controlling method
CN1592285A (en) * 2003-06-09 2005-03-09 扬智科技股份有限公司 Device for WLAN baseband processing with DC offset reduction and electronic device
CN1813398A (en) * 2003-06-25 2006-08-02 美商内数位科技公司 Digital baseband receiver including a high pass filter compensation module for suppressing group delay variation distortion incurred due to analog high pass filter deficiencies

Also Published As

Publication number Publication date
CN101212436A (en) 2008-07-02

Similar Documents

Publication Publication Date Title
CN1086066C (en) Digitally compensated direct conversion receiver
CN101971507B (en) Receiver second order intermodulation correction system and method
US7627302B2 (en) Apparatus and method for digital image correction in a receiver
US7151917B2 (en) Apparatus and method for deriving a digital image correction factor in a receiver
CN1189001C (en) Phase interpolation receiver for angle modulated RF signals
US20020176522A1 (en) Quadrature envelope-sampling of intermediate frequency signal in receiver
US20030072393A1 (en) Quadrature transceiver substantially free of adverse circuitry mismatch effects
CN101257465B (en) Method for converting signal, quadrature demodulator as well as zero intermediate frequency receiver
CN101815054B (en) Digital communication system and method for improving flatness in signal band thereof
CN101378263A (en) Multi-carrier digital receiver based on digital intermediate frequency and multi-carrier digital receive method
EP2248315B1 (en) Dc compensation
CN105656834A (en) Digital correction method for IQ channel mismatch of novel broadband receiver
CN101212436B (en) High pass filter frequency response characteristic compensator and method and zero intermediate frequency receiver
CN202374291U (en) Direct current bias calibrating device
CN111711457A (en) Method for improving demodulation broadband through multi-channel parallel segmented demodulation mode
CN103001654B (en) Self-adaption radio frequency receiver capable of converting frequency into intermediate frequency
US7751303B2 (en) Demodulation circuit for use in receiver using if directing sampling scheme
EP3264700B1 (en) Receiver and signal processing method
CN102420620A (en) Method and device for processing DC (Direct Current) leakage
CN111010209A (en) Circuit structure for realizing real-time frequency hopping communication interference suppression
CN201114162Y (en) Multi- carrier digital receiver system based on digital intermediate frequency technology
CN106908809B (en) Anti-interference antenna of satellite system
US20140270021A1 (en) Multimode receiver with complex filter
CN101053168B (en) Method and device for detecting signal non-linear distortion volume
CN103647563A (en) Anti-image-interference receiver

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
ASS Succession or assignment of patent right

Owner name: LIANXIN SCIENCE CO., LTD.

Free format text: FORMER OWNER: DATANG MOBILE COMMUNICATION APPARATUS CO., LTD.

Effective date: 20090508

C41 Transfer of patent application or patent right or utility model
TA01 Transfer of patent application right

Effective date of registration: 20090508

Address after: Zip code, 4 building, 41 333 Qinjiang Road, Shanghai, China: 200233

Applicant after: Lian core technology Co., Ltd.

Co-applicant after: Datang Mobile Communication Equipment Co., Ltd.

Co-applicant after: Datang Mobile Communication Equipment Co., Ltd., Shanghai

Address before: Postal code 29, Haidian District, Beijing, Xueyuan Road: 100083

Applicant before: Datang Mobile Communications Equipment Co

Co-applicant before: Datang Mobile Communication Equipment Co., Ltd., Shanghai

C14 Grant of patent or utility model
GR01 Patent grant
C56 Change in the name or address of the patentee
CP02 Change in the address of a patent holder

Address after: 201206 Pudong New Area Mingyue Road, Shanghai, No. 1258

Co-patentee after: Datang Mobile Communication Equipment Co., Ltd.

Patentee after: Leadcore Technology Co., Ltd.

Co-patentee after: Datang Mobile Communication Equipment Co., Ltd., Shanghai

Address before: 200233 Shanghai, Jiang Road, No. 41, building 4, building 333

Co-patentee before: Datang Mobile Communication Equipment Co., Ltd.

Patentee before: Leadcore Technology Co., Ltd.

Co-patentee before: Datang Mobile Communication Equipment Co., Ltd., Shanghai

ASS Succession or assignment of patent right

Free format text: FORMER OWNER: DATANG MOBILE COMMUNICATION EQUIPMENT CO., LTD. DATANG MOBILE COMMUNICATION EQUIPMENTCO., LTD., SHANGHAI

Effective date: 20120129

C41 Transfer of patent application or patent right or utility model
TR01 Transfer of patent right

Effective date of registration: 20120129

Address after: 201206 Pudong New Area Mingyue Road, Shanghai, No. 1258

Patentee after: Leadcore Technology Co., Ltd.

Address before: 201206 Pudong New Area Mingyue Road, Shanghai, No. 1258

Co-patentee before: Datang Mobile Communication Equipment Co., Ltd.

Patentee before: Leadcore Technology Co., Ltd.

Co-patentee before: Datang Mobile Communication Equipment Co., Ltd., Shanghai