CN101131413A - Logic analyzer and its waveshape displaying method - Google Patents
Logic analyzer and its waveshape displaying method Download PDFInfo
- Publication number
- CN101131413A CN101131413A CNA2006101258340A CN200610125834A CN101131413A CN 101131413 A CN101131413 A CN 101131413A CN A2006101258340 A CNA2006101258340 A CN A2006101258340A CN 200610125834 A CN200610125834 A CN 200610125834A CN 101131413 A CN101131413 A CN 101131413A
- Authority
- CN
- China
- Prior art keywords
- pixel
- minimum value
- current line
- maximal value
- line pixel
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Abstract
A waveform display method for one kind of logic analyzer includes: collecting and storing the waveform data point; compressing the storing data point into the two times of screen line picture element and computing the max and min data value of the compressing data point, which is corresponding to the max and min value of line picture element point. According to the present point and the max/min value of last point, it makes sure the display mode of present line picture element point and display the waveform of every line picture element; when it receives the out corresponding order and displays the compressed line picture element point, the inner insert point is filled between the near line picture elements, so the max/min value of the point before the near line picture elements are as the max/min value of inner insert point. According to the max/min of last point and amplified present line picture element point, it determines the display mode of amplified present line picture element point; according to the display mode, it displays the waveform of every amplified line picture elements.
Description
Technical field
The present invention relates to the logic analyser field, particularly a kind of waveform display algorithm and logic analyser thereof of logic analyser.
Background technology
Logic analyser is to utilize the instrument of clock from testing apparatus collection and display digit signal.Because logic analyser is mainly used in and tests, it also has many electric pressures unlike oscillograph, but only shows two voltages (logical one and logical zero) usually.Therefore after having set reference voltage, logic analyser is judged by comparer to be tested number, the person that is higher than the reference voltage is logical one, the person that is lower than the reference voltage is logical zero, by judging the height of voltage, form digital waveform, just can find unusual generation part according to this digital waveform.In addition because the logic analyser actual waveform of shows signal not, the situation of having only two passages than general oscillograph, logic analyser can have from 16 passages, 32 passages, 64 passages, do not wait up to up to a hundred port numbers, so logic analyser has possessed the advantage that can carry out a plurality of passage analysis waveform simultaneously.
Traditional logic analyser mainly comprises harvester, comparer, memory storage, control and treatment device and display screen as shown in Figure 1.Harvester comprises that a plurality of acquisition probe gather simulating signal, and the analog input signal that collects is sampled through the analog and digital signal converter, and this sampling process can be controlled by an acquisition control device.Signal after the sampling compares the voltage of sampled signal and the size of reference voltage by a comparer, and the person is logical one to be higher than the reference voltage, and the person is logical zero to be lower than the reference voltage, by judging the height of voltage, forms digital signal.Wherein, the level of logical one and logical zero depends on the setting of logic analyser self.Signal storage after the collection is in memory storage, and the signal after will gathering by the control of control and treatment device then is presented on the LCD display, by analyzing the height of acquired signal level, just can know whether this signal is correct.This logic analyser also comprises a man-machine interface, the waveform that the user can select different gear observation post to show.
Yet in the signal measurement process of reality, logic analyser is when carrying out waveform sampling, the data volume of being gathered often is greater than the number of screen lines pixel, if these sampled points all are presented at the speed that must influence picture on the screen, and then has influence on the refreshing frequency of screen.Therefore, the data of sampling need be compressed.Yet existed data compressing method tends to cause the distortion of waveform owing to lost a large amount of image data points, particularly loses the situation of some small-pulse effects, therefore the feature of the reflected signal that the existing shown waveform of compression method of employing can not be complete.
When needing that after stopping to gather the waveform after the compression carried out careful watching, the user can amplify waveform by selecting different gears, so just need be with the filling of the interval between the waveform data points after two compressions.Traditional logic analyser just simply connects the mode of two adjacent compression back waveform data points with linearity, tends to make waveform to lose feature originally, display waveform data that can not be correct like this.
Summary of the invention
The defective that can not correctly reflect original waveform character when solving the Wave data of existing logic analyser after showing compression or amplifying the object of the present invention is to provide a kind of method for displaying waveform and logic analyser thereof of logic analyser.This method is at first determined the maximal value and the minimum value of the capable pixel after compression or the amplification, then according to compression or the current line pixel after amplifying and more preceding maximal value thereof and minimum value determine compression or amplify after the display mode of current line pixel, thereby can on screen, demonstrate the waveform that meets the waveform character of being gathered.
In order to reach purpose of the present invention, technical scheme of the present invention is:
A kind of method for displaying waveform of logic analyser comprises: gather and the stored waveform data point; The waveform data points of storage is compressed into the waveform data points of screen lines pixel twice, the corresponding capable pixel of two waveform data points after the compression, calculate the maximin of compression back waveform data points, and they are corresponded to the maximin of a capable pixel, the display mode of determining the current line pixel according to current line pixel and more preceding maximal value thereof and minimum value, and show waveform on each row pixel of compression back according to described display mode; When receiving the external echo instruction, need amplify when showing to the capable pixel waveform after the compression, to fill interpolated point between the adjacent lines pixel, and with before the described adjacent lines pixel any maximal value and minimum value as the maximal value and the minimum value of interpolated point, the display mode of the current line pixel after determining to amplify according to the current line pixel after amplifying and more preceding maximal value thereof and minimum value, and show the waveform that amplifies on each row pixel of back according to described display mode.
The maximal value of the waveform data points after the described compression be the waveform data points before the corresponding compression all bits mutually or the result, the minimum value of the waveform data points after the described compression be the waveform data points before the corresponding compression all bits with the result, the maximal value and the minimum value of the waveform data points after the described compression comprise: maximal value is that 1 minimum value is 0, maximal value and minimum value all are 1, or maximal value and minimum value all are 0.
The maximal value of giving tacit consent to first row pixel is that 1 minimum value is 0.
The display mode of determining each row pixel specifically comprises: judge according to current line pixel and more preceding maximal value and minimum value thereof whether the current line pixel saltus step takes place, if: then draw a vertical line that connects logical one level and logical zero level in the horizontal ordinate position of current line pixel; If not: with maximal value 1 correspond to the logical one level, minimum value 0 corresponds to the logical zero level, according to the pairing level of this row pixel this point that draws in the horizontal ordinate position of current line pixel.
Described saltus step is meant that waveform changes to the logical zero level or changes to the logical one level from the logical zero level from the logical one level.
Described logical one level and logical zero level are two default level values of described logic analyser.
The judgment principle of the saltus step of described current line pixel is as follows: previous capable pixel maximal value is that 1 minimum value is 0, current line pixel maximal value and minimum value all be 1 or maximal value and minimum value all be 0, judge and saltus step do not take place at the current line pixel; Previous capable pixel maximal value is that 1 minimum value is 0, and current line pixel maximal value is that 1 minimum value is 0, is illustrated in the current line pixel saltus step has taken place; Previous capable pixel maximal value and minimum value all are 1, and current line pixel maximal value and minimum value are 1 all, be illustrated in the current line pixel saltus step does not take place; Previous capable pixel maximal value and minimum value all are 1, current line pixel maximal value be 1 minimum value be 0 or maximal value and minimum value be 0 all, be illustrated in the current line pixel saltus step taken place; Previous capable pixel maximal value and minimum value all are 0, and current line pixel maximal value and minimum value are 0 all, be illustrated in the current line pixel saltus step does not take place; Previous capable pixel maximal value and minimum value all are 0, current line pixel maximal value be 1 minimum value be 0 or maximal value and minimum value be 1 all, be illustrated in the current line pixel saltus step taken place.
A kind of logic analyser, comprise harvester, comparer, memory storage, control and treatment device and display screen, described harvester, comparer, memory storage, display screen link to each other with the control and treatment device respectively, also comprise data device for zooming and display processing unit, described memory storage is used for the waveform data points after the storage of collected; Described data device for zooming links to each other with the control and treatment device: controlled by the control and treatment device, data to memory device stores are compressed processing, the corresponding capable pixel of two waveform data points after the compression, calculate the maximin of compression back waveform data points, and they are corresponded to the maximin of a capable pixel; Control by the control and treatment device, the capable pixel waveform after the compression amplified when demonstration, will fill interpolated point between the adjacent lines pixel, and with before the described adjacent lines pixel any maximal value and minimum value as the maximal value and the minimum value of interpolated point; All row pixels with compression or after amplifying are issued the control and treatment device; Described display processing unit links to each other with the control and treatment device: controlled by the control and treatment device, each row pixel after compression or the processing and amplifying is carried out display process, the display mode of determining the current line pixel according to current line pixel and more preceding maximal value thereof and minimum value, and the display mode of each row pixel issued the control and treatment device; Described display screen all row pixel waveforms according to described display mode demonstration compression or after amplifying.
Described data device for zooming comprises that further data dwindle unit, data amplifying unit and interpolation unit, described data are dwindled the unit and are linked to each other with the control and treatment device, control by the control and treatment device, waveform data points to storage is compressed processing, the corresponding capable pixel of two waveform data points after the compression, calculate the maximin of compression back waveform data points, and they are corresponded to the maximin of a capable pixel, and all the row pixels after will compressing are issued the control and treatment device; Described data amplifying unit links to each other with control and treatment device and interpolation unit, is controlled by the control and treatment device, and each the row pixel after the compression is amplified; Described interpolation unit links to each other with the control and treatment device, with all row pixels of filling between the described adjacent lines pixel after interpolated point forms amplification, with before in the adjacent lines pixel after the described compression any maximal value and minimum value as the maximal value and the minimum value of interpolated point, and all the capable pixels after will amplifying are issued the control and treatment device.
Described display processing unit further comprises saltus step judging unit and waveform drawing unit, described saltus step judging unit links to each other with the control and treatment device, control by the control and treatment device, judge according to current line pixel and more preceding maximal value and minimum value thereof whether the current line pixel saltus step takes place, and this saltus step result is issued the waveform drawing unit; Described waveform drawing unit connects described saltus step judging unit and control and treatment device, determine the method for drafting of current point according to described saltus step: when saltus step takes place, draw a line that connects logical one level and logical zero level in the horizontal ordinate position at current line pixel place, when saltus step does not take place when, with maximal value 1 correspond to the logical one level, minimum value 0 corresponds to the logical zero level, according to the pairing level of this row pixel this point that draws in the horizontal ordinate position of current line pixel; Described waveform drawing unit is issued the control and treatment device with the method for drafting of current point.
Described saltus step judging unit is that 1 minimum value is 0 according to previous capable pixel maximal value, current line pixel maximal value and minimum value all be 1 or maximal value and minimum value all be 0, judge and saltus step do not take place at the current line pixel; According to previous capable pixel maximal value is that 1 minimum value is 0, and current line pixel maximal value is that 1 minimum value is 0, is illustrated in the current line pixel saltus step has taken place; According to previous capable pixel maximal value and minimum value all is 1, and current line pixel maximal value and minimum value are 1 all, be illustrated in the current line pixel saltus step does not take place; According to previous capable pixel maximal value and minimum value all is 1, current line pixel maximal value be 1 minimum value be 0 or maximal value and minimum value be 0 all, be illustrated in the current line pixel saltus step taken place; According to previous capable pixel maximal value and minimum value all is 0, and current line pixel maximal value and minimum value are 0 all, be illustrated in the current line pixel saltus step does not take place; According to previous capable pixel maximal value and minimum value all is 0, current line pixel maximal value be 1 minimum value be 0 or maximal value and minimum value be 1 all, be illustrated in the current line pixel saltus step taken place.
By adopting technical scheme of the present invention, can reach following beneficial effect:
(1) when showing packed data point, the display mode that can determine the current line pixel according to the capable pixel after the compression and more preceding maximal value thereof and minimum value, in actual displayed, can observe the small-pulse effect phenomenon that occurs in the signal clearly, therefore, can reflect signal collected waveform character more accurately.
(2),, make showing that discrete point can be continuous by interpolated point between former adjacent capable pixel the packed data point being amplified when showing; Simultaneously with former adjacent lines pixel and more preceding maximal value thereof and minimum value maximal value and minimum value as interpolated point, and can determine the display mode of the current line pixel after the amplification according to the current line pixel after amplifying and more preceding maximal value thereof and minimum value, like this, waveform character before always keeping saltus step does not take place before actual waveform generation saltus step more meets signal collected waveform character.
(3) by compressing and being used in combination of amplification method, make this logic analyser when compression shows, can satisfy the requirement of wave-form refresh rate, when amplifying, can show complete waveform, and shown waveform more can embody the feature of former collection waveform.
Description of drawings
Fig. 1 is a prior art logic analyser structural drawing;
The small-pulse effect oscillogram that Fig. 2 catches for logic analyser of the present invention;
Fig. 3 is logic analyser waveform flow for displaying figure of the present invention;
Fig. 4 is a logic analyser structural drawing of the present invention;
Fig. 5 is a logic analyser data device for zooming structural drawing of the present invention;
Fig. 6 is a logic analyser display processing unit structural drawing of the present invention.
Embodiment
Below in conjunction with accompanying drawing the specific embodiment of the present invention is elaborated.
Embodiment 1
Present embodiment describes the demonstration situation that logic analyser is in running status in detail.At this moment, logic analyser shows after need be in image data data being compressed.
At first logic analyser is stored in the waveform data points of gathering in the memory storage, takes out waveform data points then and show from memory storage.Generally speaking, the number of the waveform data points of being stored is greater than the capable pixel of screen, if the disposable display screen that is shown in of whole waveform data points of being stored just need be compressed these data points.
At first, the waveform data points of being gathered is compressed into screen lines number of pixels strong point, the waveform data points after each compression this moment is made up of a plurality of bits of the waveform data points of gathering.Then, for the data point after each compression, with all bits mutually or obtain a maximal value, with all bits with obtain a minimum value, and with the maximin of putting after the corresponding compression of each row pixel, therefore, compression method of the present invention is actually the data point that the waveform data points of will gather has been compressed into screen lines pixel twice.Because the data point of being gathered all is 0 or 1 bit, so the situation of the maximin of each row pixel has only three kinds: maximal value is 1, and minimum value is 0; Maximal value and minimum value all are 1; Maximal value and minimum value all are 0.
Present embodiment is 1K with the number of the waveform data points of gathering, and the screen lines pixel is 300 for example describes this compression method, and soon 1K data point is compressed into 600 data points.The concrete compression method of the present invention is as follows:
(1) 1000 points are compressed into 300 points, with 1000 divided by 300, the merchant who draws is 3, remainder is 100, therefore when carrying out data compression, can be waveform data points after the corresponding compression of 3 image data points, also can be by data point after the corresponding compression of 4 image data points.
(2) calculate the maximin that compresses the back data point, and they are corresponded to the maximin of a capable pixel.Because therefore each row pixel has in fact finished the process that 1000 points is compressed into 600 points to two points should be arranged.3 image data points are compressed into 2 points, are called for short 3 pairs 2 modes; 4 image data points are compressed into 2 points, are called for short 4 pairs 2 modes.
Below the process that in the first step 1000 points is compressed into 300 points is described in detail.
At first, 1000 obtain remainder 100 divided by 300, and counting divided by target with 100 300 obtains remainder 100, and the mode that data point adopts 3 pairs 2 after the 1st compression in this season is compressed, and stores this remainder 100; Add up 1000 divided by 300 remainder 100 on the basis of the remainder of being stored 100, obtain 200, counting divided by target with 200 300 obtains remainder 200, still makes this moment the mode that data point adopts 3 pairs 2 after the 2nd compression compress, and stores this remainder 200; On the basis of the remainder of being stored 200, add up 1000 divided by 300 remainder 100, obtain 300, count divided by target with 300 and 300 to obtain remainder 0, this moment is owing to judge the remainder stored and can be counted by target and 300 divide exactly, therefore make the mode that data point adopts 4 pairs 2 after the 3rd compression compress, and store this remainder 0.Go down successively, can be counted 300 when dividing exactly by target when judging the remainder stored, compress with regard to adopting 4 pairs 2 mode, the method circulation is carried out 300 times, obtain data point after the required compression, and this method calculates the maximin of each compression back data point when obtaining each compression back data point, and with maximin of each compression back data point corresponding to a capable pixel, so this method is actually 1000 points is compressed into 600 points.
Maximal value and the minimum value of having determined each row pixel will show them afterwards on screen, and how to judge that according to the maximin of these row pixels the saltus step situation of current line pixel is exactly the problem of a key, if only carry out simple link to each other in order then can not truly reflecting the feature of original signal, particularly for the demonstration situation of some small-pulse effects.Shown the oscillogram that adopts the small-pulse effect that method of the present invention captures as Fig. 2.
When judging the saltus step situation of current line pixel, following three kinds of situations are arranged:
1. previous capable pixel maximal value is that 1 minimum value is 0
A. current line pixel maximal value and minimum value all are 1, judge that saltus step does not take place the current line pixel;
B. current line pixel maximal value is that 1 minimum value is 0, and saltus step has taken place expression current line pixel;
C. current line pixel maximal value and minimum value all are 0, and saltus step does not take place expression current line pixel.
2. previous capable pixel maximal value and minimum value all are 1
A. current line pixel maximal value and minimum value all are 1, and saltus step does not take place expression current line pixel;
B. current line pixel maximal value is that 1 minimum value is 0, and saltus step has taken place expression current line pixel;
C. current line pixel maximal value and minimum value all are 0, and saltus step has taken place expression current line pixel.
3. previous capable pixel maximal value and minimum value all are 0
A. current line pixel maximal value and minimum value all are 0, and saltus step does not take place expression current line pixel;
B. current line pixel maximal value is that 1 minimum value is 0, and saltus step has taken place expression current line pixel;
C. current line pixel maximal value and minimum value all are 1, and saltus step has taken place expression current line pixel.
Saltus step has taken place if judge the current line pixel: then draw a line that connects logical one level and logical zero level in the horizontal ordinate position of current line pixel; If saltus step does not take place in the current line pixel: with maximal value 1 correspond to the logical one level, minimum value 0 corresponds to the logical zero level, according to the pairing level of current line pixel this point that draws in the horizontal ordinate position of current line pixel.
The process flow diagram of above method directly shows shown in the branch as Fig. 3's.Logic analyser is stored in it in memory storage after collecting data point, the waveform data points of storage is compressed into the waveform data points of screen lines pixel twice, the corresponding capable pixel of two waveform data points after the compression, calculate the maximin of compression back waveform data points, and they are corresponded to the maximin of a capable pixel, determine the saltus step of current line pixel then according to current line pixel and more preceding maximin thereof, and according to the waveform of this saltus step according to preceding method drafting current line pixel, go down successively, up to the drafting of all row pixel waveforms fully.
Embodiment 2
Present embodiment describes the situation that logic analyser need amplify the waveform after the compression demonstration in detail.Can select the ratio of amplifying this moment by choosing the gear of logic analyser.
When the number that needs data presented point during less than the screen lines pixel number, need will fill interpolated point between two capable pixels, show so that waveform can be continuous.The invention provides a kind of interpolating method, the maximin of the previous point in the adjacent lines pixel when showing with compression forms a plurality of interpolated points as the maximin of interpolated point.Like this, just determined to amplify the maximin of each row pixel of back.
The same with compressive display method, amplifying the display mode that need determine the current line pixel when showing equally according to the maximin of current line pixel and previous point thereof.Concrete method is to determine the saltus step of current line pixel according to the maximin of previous row pixel, draws the waveform of current line pixel according to this saltus step.Because the judgment principle of the saltus step situation of current line pixel and the waveform method for drafting of current line pixel had been done to describe in detail in embodiment 1, no longer repeated herein.
The amplification of Fig. 3 shows that branching into present embodiment carries out the detail flowchart that data are amplified demonstration.As can be seen from the figure, after the maximin of the capable pixel that needs are shown had been determined, the method for concrete demonstration was identical with the description among the embodiment 1.
Embodiment 3
Present embodiment is a kind of logic analyser.Fig. 4 is the structural drawing of present embodiment logic analyser, and as shown in the figure, logic analyser of the present invention has increased data device for zooming and display processing unit on the basis of existing logic analyser, and they link to each other with the control and treatment device respectively.The data device for zooming is used for the control according to the control and treatment device, the waveform data points of gathering is compressed and is shown, or instruct the point after will compressing to amplify demonstration according to external echo.The maximin of each the row pixel of display processing unit according to compression or after amplifying is determined the display mode of each row pixel, and finally is presented on the screen.
As shown in Figure 5, the data device for zooming comprises that further data dwindle unit, data amplifying unit and interpolation unit.Data are dwindled the unit and are linked to each other with the control and treatment device, and the control that receives the control and treatment device is compressed processing to the waveform data points of gathering; The data amplifying unit links to each other with control and treatment device and interpolation unit, and the control that receives the control and treatment device is amplified the capable pixel after compressing, and inserts interpolated point so that waveform is complete between the former adjacent lines pixel after the compression by interpolation unit.
When control and treatment device control data device for zooming carries out data compression, the waveform data points of storage is compressed into the waveform data points of screen lines pixel twice, the corresponding capable pixel of two waveform data points after the compression, calculate the maximin of compression back waveform data points, and they are corresponded to the maximin of a capable pixel, describe in detail in embodiment 1 owing to determine the method for maximin, no longer repeat here.
When the order of control and treatment device reception man-machine interface need be amplified the capable pixel after the compression demonstration, then the control data amplifying unit amplifies waveform, and it is additional complete with waveform to insert a plurality of interpolated points by interpolation unit between former adjacent lines pixel, and all the row pixels after will amplifying are issued the control and treatment device.The maximin of any is identical before in the maximin of these interpolated points and the former adjacent lines pixel, so just can guarantee the waveform character before saltus step does not take place in maintenance always before actual waveform generation saltus step.
As shown in Figure 6, display processing unit further comprises the saltus step judging unit, the waveform drawing unit.The saltus step judging unit connects the control and treatment device, and all the row pixels to compression or after amplifying carry out display process.Judge the saltus step of current line pixel according to the maximin of previous capable pixel, and the waveform drawing unit is issued in this saltus step; Described waveform drawing unit connects described saltus step judging unit and control and treatment device, when saltus step takes place, draws a line that connects logical one level and logical zero level in the horizontal ordinate position at current line pixel place; When saltus step does not take place when, with maximal value 1 correspond to the logical one level, minimum value 0 corresponds to the logical zero level, according to the pairing level of this row pixel this point that draws in the horizontal ordinate position of current line pixel.The concrete display packing of display processing unit is referring to Fig. 3, because method shown in Figure 3 has been done detailed description in embodiment 1 and embodiment 2, no longer repeats herein.
Above embodiment only is used to illustrate the present invention, but not is used to limit the present invention.
Claims (11)
1. the method for displaying waveform of a logic analyser is characterized in that, comprising:
Gather and the stored waveform data point;
The waveform data points of storage is compressed into the waveform data points of screen lines pixel twice, the corresponding capable picture element of two waveform data points after the compression, calculate the maximin of compression back waveform data points, and they are corresponded to the maximin of a capable picture element, the display mode of determining the current line pixel according to current line pixel and more preceding maximal value thereof and minimum value, and show waveform on each row pixel of compression back according to described display mode;
When receiving the external echo instruction, need amplify when showing to the capable pixel waveform after the compression, to fill interpolated point between the adjacent lines pixel, and with before the described adjacent lines pixel any maximal value and minimum value as the maximal value and the minimum value of interpolated point, the display mode of the current line pixel after determining to amplify according to the current line pixel after amplifying and more preceding maximal value thereof and minimum value, and show the waveform that amplifies on each row pixel of back according to described display mode.
2. method according to claim 1, it is characterized in that, the maximal value of the waveform data points after the described compression be the waveform data points before the corresponding compression all bits mutually or the result, the minimum value of the waveform data points after the described compression be the waveform data points before the corresponding compression all bits with the result, the maximal value and the minimum value of the waveform data points after the described compression comprise: maximal value is that 1 minimum value is 0, maximal value and minimum value all are 1, or maximal value and minimum value all are 0.
3. method according to claim 2 is characterized in that, the maximal value of giving tacit consent to first row pixel is that 1 minimum value is 0.
4. method according to claim 2 is characterized in that, determines that the display mode of each row pixel specifically comprises: judge according to current line pixel and more preceding maximal value and minimum value thereof whether the current line pixel saltus step takes place,
If: then draw a vertical line that connects logical one level and logical zero level in the horizontal ordinate position of current line pixel;
If not: with maximal value 1 correspond to the logical one level, minimum value 0 corresponds to the logical zero level, according to the pairing level of this row pixel this point that draws in the horizontal ordinate position of current line pixel.
5. method according to claim 4 is characterized in that, described saltus step is meant that waveform changes to the logical zero level or changes to the logical one level from the logical zero level from the logical one level.
6. method according to claim 4 is characterized in that, described logical one level and logical zero level are two default level values of described logic analyser.
7. method according to claim 4 is characterized in that, the judgment principle of the saltus step of described current line pixel is as follows:
Previous capable pixel maximal value is that 1 minimum value is 0, current line pixel maximal value and minimum value all be 1 or maximal value and minimum value all be 0, judge and saltus step do not take place at the current line pixel;
Previous capable pixel maximal value is that 1 minimum value is 0, and current line pixel maximal value is that 1 minimum value is 0, is illustrated in the current line pixel saltus step has taken place;
Previous capable pixel maximal value and minimum value all are 1, and current line pixel maximal value and minimum value are 1 all, be illustrated in the current line pixel saltus step does not take place;
Previous capable pixel maximal value and minimum value all are 1, current line pixel maximal value be 1 minimum value be 0 or maximal value and minimum value be 0 all, be illustrated in the current line pixel saltus step taken place;
Previous capable pixel maximal value and minimum value all are 0, and current line pixel maximal value and minimum value are 0 all, be illustrated in the current line pixel saltus step does not take place;
Previous capable pixel maximal value and minimum value all are 0, current line pixel maximal value be 1 minimum value be 0 or maximal value and minimum value be 1 all, be illustrated in the current line pixel saltus step taken place.
8. logic analyser, comprise harvester, comparer, memory storage, control and treatment device and display screen, described harvester, comparer, memory storage, display screen link to each other with the control and treatment device respectively, it is characterized in that, also comprise data device for zooming and display processing unit
Described memory storage is used for the waveform data points after the storage of collected;
Described data device for zooming links to each other with the control and treatment device: controlled by the control and treatment device, data to memory device stores are compressed processing, the corresponding capable picture element of two waveform data points after the compression, calculate the maximin of compression back waveform data points, and they are corresponded to the maximin of a capable picture element; Control by the control and treatment device, the capable pixel waveform after the compression amplified when demonstration, will fill interpolated point between the adjacent lines pixel, and with before the described adjacent lines pixel any maximal value and minimum value as the maximal value and the minimum value of interpolated point; All row pixels with compression or after amplifying are issued the control and treatment device;
Described display processing unit links to each other with the control and treatment device: controlled by the control and treatment device, each row pixel after compression or the processing and amplifying is carried out display process, the display mode of determining the current line pixel according to current line pixel and more preceding maximal value thereof and minimum value, and the display mode of each row pixel issued the control and treatment device;
Described display screen all row pixel waveforms according to described display mode demonstration compression or after amplifying.
9. logic analyser according to claim 8 is characterized in that, described data device for zooming comprises that further data dwindle unit, data amplifying unit and interpolation unit,
Described data are dwindled the unit and are linked to each other with the control and treatment device, control by the control and treatment device, waveform data points to storage is compressed processing, the corresponding capable picture element of two waveform data points after the compression, calculate the maximin of compression back waveform data points, and they are corresponded to the maximin of a capable picture element, and all the row pixels after will compressing are issued the control and treatment device;
Described data amplifying unit links to each other with control and treatment device and interpolation unit, is controlled by the control and treatment device, and each the row pixel after the compression is amplified;
Described interpolation unit links to each other with the control and treatment device, with all row pixels of filling between the described adjacent lines pixel after interpolated point forms amplification, with before in the adjacent lines pixel after the described compression any maximal value and minimum value as the maximal value and the minimum value of interpolated point, and all the capable pixels after will amplifying are issued the control and treatment device.
10. logic analyser according to claim 8 is characterized in that, described display processing unit further comprises saltus step judging unit and waveform drawing unit,
Described saltus step judging unit links to each other with the control and treatment device, control by the control and treatment device, judge according to current line pixel and more preceding maximal value and minimum value thereof whether the current line pixel saltus step takes place, and this saltus step result is issued the waveform drawing unit;
Described waveform drawing unit connects described saltus step judging unit and control and treatment device, determine the method for drafting of current point according to described saltus step: when saltus step takes place, draw a line that connects logical one level and logical zero level in the horizontal ordinate position at current line pixel place, when saltus step does not take place when, with maximal value 1 correspond to the logical one level, minimum value 0 corresponds to the logical zero level, according to the pairing level of this row pixel this point that draws in the horizontal ordinate position of current line pixel; Described waveform drawing unit is issued the control and treatment device with the method for drafting of current point.
11. logic analyser according to claim 10 is characterized in that, described saltus step judging unit
According to previous capable pixel maximal value is that 1 minimum value is 0, current line pixel maximal value and minimum value all be 1 or maximal value and minimum value all be 0, judge and saltus step do not take place at the current line pixel;
According to previous capable pixel maximal value is that 1 minimum value is 0, and current line pixel maximal value is that 1 minimum value is 0, is illustrated in the current line pixel saltus step has taken place;
According to previous capable pixel maximal value and minimum value all is 1, and current line pixel maximal value and minimum value are 1 all, be illustrated in the current line pixel saltus step does not take place;
According to previous capable pixel maximal value and minimum value all is 1, current line pixel maximal value be 1 minimum value be 0 or maximal value and minimum value be 0 all, be illustrated in the current line pixel saltus step taken place;
According to previous capable pixel maximal value and minimum value all is 0, and current line pixel maximal value and minimum value are 0 all, be illustrated in the current line pixel saltus step does not take place;
According to previous capable pixel maximal value and minimum value all is 0, current line pixel maximal value be 1 minimum value be 0 or maximal value and minimum value be 1 all, be illustrated in the current line pixel saltus step taken place.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB2006101258340A CN100557455C (en) | 2006-08-25 | 2006-08-25 | The method for displaying waveform of logic analyser and logic analyser thereof |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB2006101258340A CN100557455C (en) | 2006-08-25 | 2006-08-25 | The method for displaying waveform of logic analyser and logic analyser thereof |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN101131413A true CN101131413A (en) | 2008-02-27 |
| CN100557455C CN100557455C (en) | 2009-11-04 |
Family
ID=39128757
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CNB2006101258340A Active CN100557455C (en) | 2006-08-25 | 2006-08-25 | The method for displaying waveform of logic analyser and logic analyser thereof |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN100557455C (en) |
Cited By (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102263559A (en) * | 2011-07-26 | 2011-11-30 | 昆明理工大学 | Long data compression processing method applicable to minitype drawing interface |
| CN102565483A (en) * | 2010-12-31 | 2012-07-11 | 北京普源精电科技有限公司 | Digital oscilloscope and control method thereof |
| CN102650936A (en) * | 2011-02-23 | 2012-08-29 | 蓝盾信息安全技术股份有限公司 | Method and system for displaying history curves |
| CN103955419A (en) * | 2014-04-28 | 2014-07-30 | 电子科技大学 | Logic analyzer with serial bus protocol on-line real-time detection analysis function |
| CN104198786A (en) * | 2014-09-11 | 2014-12-10 | 东华大学 | Method for simulating waveform measured by logic analyzer by utilizing single chip microcomputer model |
| CN110597678A (en) * | 2019-09-09 | 2019-12-20 | 腾讯科技（深圳）有限公司 | Debugging method and debugging unit |
-
2006
- 2006-08-25 CN CNB2006101258340A patent/CN100557455C/en active Active
Cited By (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102565483A (en) * | 2010-12-31 | 2012-07-11 | 北京普源精电科技有限公司 | Digital oscilloscope and control method thereof |
| CN102565483B (en) * | 2010-12-31 | 2015-10-28 | 北京普源精电科技有限公司 | Digital oscilloscope and control method thereof |
| CN102650936A (en) * | 2011-02-23 | 2012-08-29 | 蓝盾信息安全技术股份有限公司 | Method and system for displaying history curves |
| CN102650936B (en) * | 2011-02-23 | 2015-05-20 | 蓝盾信息安全技术股份有限公司 | Method and system for displaying history curves |
| CN102263559A (en) * | 2011-07-26 | 2011-11-30 | 昆明理工大学 | Long data compression processing method applicable to minitype drawing interface |
| CN103955419A (en) * | 2014-04-28 | 2014-07-30 | 电子科技大学 | Logic analyzer with serial bus protocol on-line real-time detection analysis function |
| CN104198786A (en) * | 2014-09-11 | 2014-12-10 | 东华大学 | Method for simulating waveform measured by logic analyzer by utilizing single chip microcomputer model |
| CN104198786B (en) * | 2014-09-11 | 2017-02-15 | 东华大学 | Method for simulating waveform measured by logic analyzer by utilizing single chip microcomputer model |
| CN110597678A (en) * | 2019-09-09 | 2019-12-20 | 腾讯科技（深圳）有限公司 | Debugging method and debugging unit |
| CN110597678B (en) * | 2019-09-09 | 2022-05-31 | 腾讯科技（深圳）有限公司 | Debugging method and debugging unit |
Also Published As
| Publication number | Publication date |
|---|---|
| CN100557455C (en) | 2009-11-04 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN100557455C (en) | The method for displaying waveform of logic analyser and logic analyser thereof | |
| CN200989936Y (en) | Logical analyzer | |
| CN101701973B (en) | Measuring data acquisition device and method thereof | |
| US5684507A (en) | Method of displaying continuously acquired data on a fixed length display | |
| CN103257259B (en) | Include the digital oscilloscope in multiple data acquisition paths | |
| US5684508A (en) | Method of displaying continuously acquired data as multiple traces on a fixed length display | |
| CN101609107B (en) | Method of realizing wave-shape fluorescent display effect by multiple-channel digital oscilloscope | |
| CN101131401B (en) | Digital oscillograph and its display method | |
| US20110057944A1 (en) | Method of establishing a gamma table | |
| US20110270560A1 (en) | Digital oscilloscope and method for controlling the same | |
| CN102539864B (en) | Digital oscilloscope and signal measurement method | |
| CN102466747A (en) | Device for displaying measured data in compressed manner, and control method for device | |
| CN103278670A (en) | Waveform three-dimensional imaging method | |
| CN101131403A (en) | Digital oscillograph and its waveshape displaying method | |
| CN104952419B (en) | Flicker of display panel degree adjusting apparatus and method | |
| CN103869121A (en) | Waveform display device and method | |
| CN109725198A (en) | A kind of the twilight sunset generation method and frequency spectrograph of frequency spectrograph | |
| CN201467383U (en) | Video frequency frame rate tester | |
| CN102466745A (en) | Digital universal meter for displaying measurement result by using waveform | |
| US20110199285A1 (en) | Method and apparatus for waveform compression and display | |
| CN102565482B (en) | Digital oscilloscope and control method thereof | |
| CN108804044A (en) | Based on the collecting method stored deeply and deep storage data collecting system | |
| CN101593479B (en) | Method for testing avionic display | |
| CN102565483B (en) | Digital oscilloscope and control method thereof | |
| CN103176013B (en) | A kind of oscillograph and its implementation that can customize measurement range |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| ASS | Succession or assignment of patent right |
Free format text: FORMER OWNER: WANG TIEJUN LI WEISEN Owner name: BEIJING RIGOL TECHNOLOGIES, INC. Free format text: FORMER OWNER: WANG YUE Effective date: 20110510 |
|
| C41 | Transfer of patent application or patent right or utility model | ||
| TR01 | Transfer of patent right |
Effective date of registration: 20110510 Address after: 102206 Beijing City, Shahe Town, step on the river village, No. 156 Patentee after: RIGOL TECHNOLOGIES, Inc. Address before: 102206 Beijing City, Shahe Town, step on the river village, No. 156 Co-patentee before: Wang Tiejun Patentee before: Wang Yue Co-patentee before: Li Weisen |
|
| ASS | Succession or assignment of patent right |
Owner name: SUZHOU RIGOL TECHNOLOGIES, INC. Effective date: 20110824 |
|
| C41 | Transfer of patent application or patent right or utility model | ||
| COR | Change of bibliographic data |
Free format text: CORRECT: ADDRESS; FROM: 102206 CHANGPING, BEIJING TO: 215000 SUZHOU, JIANGSU PROVINCE |
|
| TR01 | Transfer of patent right |
Effective date of registration: 20110824 Address after: Suzhou City, Jiangsu Province, the 215000 branch of Suzhou hi tech Industrial Development Zone, Road No. 18 Patentee after: SUZHOU RIGOL PRECISION ELECTRIC TECHNOLOGIES Co.,Ltd. Address before: 102206 Beijing City, Shahe Town, step on the river village, No. 156 Patentee before: RIGOL TECHNOLOGIES, Inc. |
|
| CP01 | Change in the name or title of a patent holder |
Address after: Suzhou City, Jiangsu Province, the 215000 branch of Suzhou hi tech Industrial Development Zone, Road No. 18 Patentee after: Puyuan Jingdian Technology Co.,Ltd. Address before: Suzhou City, Jiangsu Province, the 215000 branch of Suzhou hi tech Industrial Development Zone, Road No. 18 Patentee before: RIGOL Technology Co.,Ltd. Address after: Suzhou City, Jiangsu Province, the 215000 branch of Suzhou hi tech Industrial Development Zone, Road No. 18 Patentee after: RIGOL Technology Co.,Ltd. Address before: Suzhou City, Jiangsu Province, the 215000 branch of Suzhou hi tech Industrial Development Zone, Road No. 18 Patentee before: SUZHOU RIGOL PRECISION ELECTRIC TECHNOLOGIES Co.,Ltd. |
|
| CP01 | Change in the name or title of a patent holder |