CN101122842A - Generalized flash memory and its method - Google Patents
Generalized flash memory and its method Download PDFInfo
- Publication number
- CN101122842A CN101122842A CNA2006101093225A CN200610109322A CN101122842A CN 101122842 A CN101122842 A CN 101122842A CN A2006101093225 A CNA2006101093225 A CN A2006101093225A CN 200610109322 A CN200610109322 A CN 200610109322A CN 101122842 A CN101122842 A CN 101122842A
- Authority
- CN
- China
- Prior art keywords
- memory
- physical memory
- logic controller
- flash memory
- described physical
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Landscapes
- Storage Device Security (AREA)
Abstract
The present invention discloses a flash memory and a method. The flash memory has a generalized interface, which can be used to develop a multi-form flash memory easily. The generalized flash memory consists of a physical memory for storing data, a logic controller and a buffer cache, which connects with the logic controller. The logic controller, connected with the physical memory, provides an identification function of the physical memory and communicates with an external system in a unified format. The logic controller, together with the buffer cache maps the physical memory into an integrated continuous memory space, so as to develop a flash memory with multi-form easily.
Description
Technical field
The present invention is about a kind of generalized flash memory, especially, and about a kind of flash memory and method thereof with broad sense interface of can easier exploitation multi-form flash memory.
Background technology
Flash memory device has many advantages on a lot of the application.These advantages comprise that it is non-volatile, speed, be easy to erase and rewriting program, little entity size and correlative factor.It does not have mechanical removable position, and also because of like this, system is difficult for being subjected to the fault that hard disk storage system often runs into.Therefore, many portable computer devices all use flash memory to be used for the primary media of canned data as it such as notebook, portable personal digital assistant, portable communication appts and many other relevant apparatus.
When practical application, various flash memories have different specifications.In general, new data can cover and write previous old data.Yet flash memory must be deleted block earlier before with new data rewrite; That is, the internal memory honeycomb will return its virgin state and just can write data.Such operation is referred to as " deletion ".Deletion action need spend the more time than write operation usually.In addition, since deletion action is that the block of size greater than the write operation required size carried out, even there is part to require not to be written into, it still may be deleted.Under this situation,, need be reintegrated in write operation for the part of unnecessary deletion.Under the worst condition, need a deletion action and write operation to operate the part of being deleted to undelete for the requirement that writes (manifolding) data.
See also Fig. 1.It discloses a kind of flash memory system, comprises flash memory 1, ROM (read-only memory) (ROM) 2, random-access memory (ram) 3 and processor 4.By in conjunction with the program code that generally is stored among the ROM2, processor 4 can send a series of read or write commands, with from flash memory 1 or RAM3 reading of data and write data.Write and read operation utilizes flash memory management method to realize on flash memory 1.The application code that ROM2 and RAM3 storage are carried out by processor 4 or related data structures.
Please further referring to Fig. 2.As shown in Figure 2, flash memory 1 comprises a plurality of block and corresponds to record block to a plurality of block of small part.Block is the block that is used to store any general data, and the record block is for providing the block of recording the modification data down default being modified of partial data block.Therefore, a plurality of record blocks that correspond to a plurality of block comprise the modification page or leaf of corresponding data block.The modification page or leaf that is stored in the record block can be than the preferential reference of other parts of being stored in the corresponding block.
When the user was emitted in the logic of propositions address and reads requiring of default page or leaf, whether processor 4 can have the record block that corresponds to default page or leaf to exist to check with reference to the record pointer list of being stored among the RAM3.If the corresponding record block exists, can whether effectively be stored in the record block by the inspection requirements page or leaf.If require page or leaf effectively to be stored in the record block, then will read the modification page or leaf that is stored in the record block.If not, then will read corresponding page or leaf in the block that is stored in the corresponding record block.The record pointer list can reference data structure come the management accounts block.The record pointer list comprise logical address, the corresponding record block of block physical address, and the corresponding data block in the off-set value (requiring the logical address of page or leaf) of refresh page, the sequential organization that it is arranged as record block entity.According to the present invention, processor 4 meeting sweep record block areas are to constitute the record pointer list among the RAM3.Referring to Fig. 3, the record pointer list comprises the project that corresponds to each record block.Receiving from flash memory 1 ad-hoc location together with the logical address of default page or leaf reading of data in the lump or when writing the requiring of data, processor 4 can come access record block or block according to corresponding project reference record pointer list.
Yet multiple flash memory provides various application, reaches very big memory headroom and incorporates multiple function into.As the deviser of flash memory during at design software or hardware, he need consider all size at different flash memories.According to prior art, processor can come the record block or the block of access flash memory 1 usually with reference to the record pointer list of RAM3.During the system initialization of Fig. 1, processor 4 must be made of the record pointer list of RAM3 and all block inventories of flash memory 1.The record pointer list is to be used for reading the block that each page be stored in the logical address of logical block addresses part by each that scans all pages to constitute.For different flow processs make, multi-form internal memory honeycomb and the multi-form flash memory of Internal Management System, processor and RAM should discern the multi-form flash memory of different size.Therefore, the manufacturer of flash memory must consider that its specification and management system supply.
Therefore, when practical application, prior art can be wasted more time and resource and expensive exploitation flash memory.On the other hand, more be difficult to carry out.Therefore, need a kind of generalized flash memory, it can provide the broad sense interface of management flash memory, simplifying total and management process thereof, reaching the purpose of developing multi-form flash memory more easily, and overcomes the shortcoming of prior art and addresses the above problem.
Summary of the invention
This section is collected and has been got some characteristic of the present invention, and other some exemplary embodiment that embody feature of the present invention and advantage will be described in detail in back segment.Be understood that the present invention can have various variations on different aspects, its neither departing from the scope of the present invention, and explanation wherein and accompanying drawing be when the usefulness that explain in itself, but not in order to restriction the present invention.
As previously mentioned, prior art is subject to above-mentioned problem.One object of the present invention is for providing a kind of generalized flash memory, it is provided for managing the broad sense interface of flash memory, to simplify total and management process thereof, more can reach the purpose of the multi-form flash memory of exploitation easily, and can overcome the shortcoming of prior art and address the above problem.
According to a viewpoint of the present invention, generalized flash memory comprises: physical memory is used to store data; Logic controller is connected with physical memory, is used to provide the recognition function of physical memory and communicates by letter with consolidation form with external system; And buffer rcgister, be connected with logic controller, wherein logic controller and buffer rcgister are mapped to complete contiguous memory space with physical memory.
According to conception of the present invention, physical memory is a random-access memory (ram).
According to conception of the present invention, logic controller further comprises the access interface that is used to connect external system.
According to conception of the present invention, access interface is selected from the group that is made up of flash memory access interface, USB port, COM port and print.er port.
According to conception of the present invention, logic controller further comprises the programmable circuit arrangement that is used to store the physical memory specification.
According to conception of the present invention, logic controller further comprises and is used for the loss balancing module of routine plan physical memory fifty-fifty.
According to conception of the present invention, logic controller further comprises the anti-tampering module that is used to prevent to write interference and maintenance physical memory data correctness.
According to another viewpoint of the present invention, generalized flash memory comprises: physical memory is used to store data; And logic controller, being connected with physical memory and physical memory is mapped to complete contiguous memory space provides the recognition function of physical memory and communicates by letter with consolidation form with external system.
According to conception of the present invention, logic controller further comprises the access interface that is used to connect external system.
According to conception of the present invention, access interface is selected from the group that is made up of flash memory access interface, USB port, COM port and print.er port.
According to conception of the present invention, logic controller further comprises the programmable circuit arrangement that is used to store the physical memory specification.
According to conception of the present invention, logic controller further comprises and is used for the loss balancing module of routine plan physical memory fifty-fifty.
According to conception of the present invention, logic controller further comprises the anti-tampering module that is used to prevent to write interference and maintenance physical memory data correctness.
Another object of the present invention is for providing a kind of method of generalized flash memory, it provides the broad sense interface that is used for managing flash memory, can simplify total and management process thereof, can reach the purpose of developing multi-form flash memory more easily, and can overcome those shortcomings of prior art and address the above problem.
According to a viewpoint of the present invention, the method for generalized flash memory comprises the following steps: a) to provide physical memory, is used to store data; B) by logic controller physical memory is mapped to complete contiguous memory space, described logic controller is connected with physical memory, is used to provide the recognition function of physical memory and communicates by letter with consolidation form with external system; C) send requirement from external system; And d) carries out requirement by logic controller, with the complete contiguous memory space of access physical memory.
According to conception of the present invention, it requires for physical memory is single operation and block mapping that can't the managing physical internal memory.
According to conception of the present invention, step d) further comprises steps d 1) come routine plan physical memory fifty-fifty by the loss balancing module of logic controller, be complete contiguous memory space to keep physical memory.
According to conception of the present invention, wherein step d) further comprises steps d 2) anti-tampering module by logic controller keeps the physical memory data correctness, to prevent the interference that writes of physical memory.
According to conception of the present invention, step b) further comprises step b1) provide the physical memory specification to be used for being stored in the programmable circuit arrangement of logic controller.
According to conception of the present invention, physical memory is a random-access memory (ram).
According to conception of the present invention, logic controller further comprises the access interface that is used to connect external system.
According to conception of the present invention, access interface is selected from the group that is made up of flash memory access interface, USB port, COM port and print.er port.
Those of ordinary skills can be by the explanation of following accompanying drawing and embodiment, thereby obtains clearer understanding.
Description of drawings
Fig. 1 is for showing the block diagram according to a kind of flash memory system of prior art;
Fig. 2 is used to explain the reference diagram of the block of storing general data for showing the flash memory according to prior art shown in Figure 1;
Fig. 3 is for showing the reference diagram that is used to explain the record pointer list according to prior art;
Fig. 4 shows the preferred implementation according to a kind of generalized flash memory of the present invention;
The situation that requires to give generalized flash memory of the present invention is sent in Fig. 5 demonstration from external system;
Another situation that requires to give generalized flash memory of the present invention is sent in Fig. 6 demonstration from external system;
Fig. 7 shows another preferred embodiment according to a kind of generalized flash memory of the present invention;
Fig. 8 shows the method for optimizing according to a kind of generalized flash memory of the present invention.
The primary clustering symbol description
Flash memory 1 physical memory 41
ROM (read-only memory) (ROM) 2 bad blocks 411
Random-access memory (ram) 3 replacement blocks 412
Buffer rcgister 43 access interfaces 421
Generalized flash memory 40 external systems 50
Embodiment
The present invention discloses a kind of flash memory and method thereof, and it has the broad sense interface of can easier exploitation multi-form flash memory.Those of ordinary skills can pass through following graphic and embodiment explanation, thereby obtain clearer understanding.This section described embodiment is to explain the present invention, but does not limit the present invention.
See also Fig. 4.It discloses a kind of better embodiment of generalized flash memory according to the present invention.As shown in Figure 4, generalized flash memory 40 comprises physical memory 41, is used to store data; And logic controller 42, being connected with physical memory 41 and physical memory 41 is mapped to complete contiguous memory space provides the recognition function of physical memory 41 and communicates by letter with consolidation form with external system 50.
When practical application, logic controller 42 further comprises the access interface 421 that is used to connect external system 50, and wherein access interface 421 is selected from the group that is made up of flash memory access interface, USB port, COM port and print.er port.In this embodiment, logic controller 42 can further comprise the programmable circuit arrangement (not shown) that is used to store physical memory 41 specifications, with the interface of reaching the different flash memories of emulation easily and the purpose of function.In addition, logic controller further comprises and is used for the loss balancing module of routine plan physical memory fifty-fifty, or is used to prevent to write the anti-tampering module of disturbing and keeping the physical memory data correctness.According to the present invention, physical memory 41 is mapped to complete contiguous memory space, and need not manage the block of any physical memory 41 from the user of external system 50.For instance, referring to Fig. 5, the block of logic controller 42 whole physical memories 41 good at managing.When external system 50 is sent the read/write data to the requiring of the bad block 411 of physical memory 41, logic controller 42 can be remapped to replacement block 412 with bad block 411, the requirement that to carry out the read/write data then is to replacement block 412, as shown in Figure 5.In other cases, when external system 50 is sent requiring of the program area block 413 that writes data to physical memory 41, logic controller 42 can be remapped to available block 414 with program area block 413, and the requirement that then execution is write data is to available block 414, as shown in Figure 6.In the present invention, be mapped to the physical blocks of physical memory, managed by logic controller from logical blocks.The user of external system 50 need not manage deletion action and write operation and carry out the requirement that writes (manifolding) data with the operation part of being deleted that undeletes.For the user of external system 50, physical memory is complete continuous and available internal memory space.
See also Fig. 7.It discloses a kind of preferred implementation of generalized flash memory according to the present invention.As shown in Figure 7, generalized flash memory 40 comprises that physical memory 41 is used to store data; Logic controller 42 is connected with physical memory 41, is used to provide the recognition function of physical memory 41 and communicates by letter with consolidation form with external system 50; And buffer rcgister (BR) 43, be connected with logic controller 42, wherein logic controller 42 and buffer rcgister 43 are mapped to complete contiguous memory space with physical memory.
Similarly, logic controller 42 further comprises the access interface 421 that is used to connect external system 50, and wherein access interface 421 is selected from the group that is made up of flash memory access interface, USB port, COM port and print.er port.In this embodiment, logic controller 42 can further comprise the programmable circuit arrangement (not shown) that is used to store physical memory 41 specifications, with the interface of reaching the different flash memories of emulation easily and the purpose of function.In addition, logic controller further comprises and is used for the loss balancing module of routine plan physical memory fifty-fifty, or is used to prevent to write the anti-tampering module of disturbing and keeping the physical memory data correctness.According to above-mentioned embodiment, the present invention also discloses a kind of method of generalized flash memory and manages flash memory and reach the purpose of developing multi-form flash memory more easily.See also Fig. 8.It discloses the method for optimizing according to a kind of generalized flash memory of the present invention.As shown in Figure 8, the method for generalized flash memory comprises the following steps: a) to provide physical memory, is used to store data, as described in program S81; B) by logic controller physical memory is mapped to complete contiguous memory space, described logic controller is connected with physical memory, is used to provide the recognition function of physical memory and communicates by letter with consolidation form with external system, as described in program S82; C) send requirement from external system, as described in program S83; And d) carries out the complete contiguous memory space that requires with the access physical memory by logic controller, as described in program S84.
When practical application, it requires for physical memory is single operation and block mapping that can't the managing physical internal memory.According to conception of the present invention, step d) further comprises steps d 1) come routine plan physical memory fifty-fifty by the loss balancing module of logic controller, be complete contiguous memory space to keep physical memory, as described in program S841; And steps d 2) the anti-tampering module by logic controller keeps the physical memory data correctness, to prevent the interference that writes of physical memory, as described in program S842.The present invention further discloses a kind of logic controller, and having the programmable circuit arrangement that is used to store the physical memory specification provides the recognition function of physical memory and communicate by letter with consolidation form with external system, therefore the multi-form flash memory of easier exploitation.According to conception of the present invention, physical memory can be random-access memory (ram).In addition, logic controller further comprises the access interface that is used to connect external system; And the group that forms of the optional free flash memory access interface of access interface, USB port, COM port and print.er port.
Generally speaking, generalized flash memory provided by the invention, it is provided for managing the broad sense interface of flash memory, to simplify total and management process thereof, more can reach the purpose that physical memory is mapped to complete contiguous memory space easily, and can overcome the shortcoming of prior art and address the above problem.The present invention further discloses a kind of logic controller, and having the programmable circuit arrangement that is used to store the physical memory specification provides the recognition function of physical memory and communicate by letter with consolidation form with external system, therefore the multi-form flash memory of easier exploitation.While prior art and unexposed these contents.As previously mentioned, the present invention has considerable advantage, more can overcome the shortcoming of prior art when practical application effectively.So technology of the present invention has practicality, novelty and progressive, files an application in accordance with the law.
Even if the present invention is described in detail by above-mentioned embodiment and can makes various modifications by those of ordinary skills, yet does not break away from the scope that appended claims is protected.
Claims (21)
1. generalized flash memory comprises:
Physical memory is used to store data;
Logic controller is connected with described physical memory, is used to provide the recognition function of described physical memory and communicates by letter with consolidation form with external system; And
Buffer rcgister is connected with described logic controller, and wherein said logic controller and described buffer rcgister are mapped to complete contiguous memory space with described physical memory.
2. generalized flash memory according to claim 1, wherein said physical memory are random access memory.
3. generalized flash memory according to claim 1, wherein said logic controller further comprises the access interface that is used to connect described external system.
4. generalized flash memory according to claim 3, wherein said access interface is selected from the group that is made up of flash memory access interface, USB port, COM port and print.er port.
5. generalized flash memory according to claim 1, wherein said logic controller further comprise the programmable circuit arrangement that is used to store described physical memory specification.
6. generalized flash memory according to claim 1, wherein said logic controller further comprise and are used for the loss balancing module of the described physical memory of routine plan fifty-fifty.
7. generalized flash memory according to claim 1, wherein said logic controller further comprise and are used to prevent write the anti-tampering module of disturbing and keeping described physical memory data correctness.
8. generalized flash memory comprises:
Physical memory is used to store data; And
Logic controller is connected with described physical memory and described physical memory is mapped to complete contiguous memory space, is used to provide the recognition function of described physical memory and communicates by letter with consolidation form with external system.
9. generalized flash memory according to claim 8, wherein said logic controller further comprises the access interface that is used to connect described external system.
10. generalized flash memory according to claim 9, wherein said access interface is selected from the group that is made up of flash memory access interface, USB port, COM port and print.er port.
11. generalized flash memory according to claim 8, wherein said logic controller further comprise the programmable circuit arrangement that is used to store described physical memory specification.
12. further comprising, generalized flash memory according to claim 8, wherein said logic controller be used for the loss balancing module of the described physical memory of routine plan fifty-fifty.
13. further comprising, generalized flash memory according to claim 8, wherein said logic controller be used to prevent to write the anti-tampering module of disturbing and keeping described physical memory data correctness.
14. the method for a generalized flash memory comprises the following steps:
A) provide physical memory, be used to store data;
B) by logic controller described physical memory is mapped to complete contiguous memory space, described logic controller is connected with described physical memory, is used to provide the recognition function of described physical memory and communicates by letter with consolidation form with external system;
C) send requirement from described external system; And
D) carry out described requirement by described logic controller, with the described complete contiguous memory space of the described physical memory of access.
15. method according to claim 14, wherein said requirement is single operation and block mapping that can't the managing physical internal memory for described physical memory.
16. method according to claim 14, wherein said step d) further comprises steps d 1) come the described physical memory of routine plan fifty-fifty by the loss balancing module of described logic controller, be complete contiguous memory space to keep described physical memory.
17. method according to claim 14, wherein said step d) further comprises steps d 2) anti-tampering module by described logic controller keeps described physical memory data correctness, to prevent the interference that writes of described physical memory.
18. method according to claim 14, wherein said step b) further comprises step b1) provide described physical memory specification to be used for being stored in the programmable circuit arrangement of described logic controller.
19. method according to claim 14, wherein said physical memory are random access memory.
20. method according to claim 14, wherein said logic controller further comprises the access interface that is used to connect described external system.
21. method according to claim 20, wherein said access interface is selected from the group that is made up of flash memory access interface, USB port, COM port and print.er port.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB2006101093225A CN100533364C (en) | 2006-08-08 | 2006-08-08 | Generalized flash memory and its method |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB2006101093225A CN100533364C (en) | 2006-08-08 | 2006-08-08 | Generalized flash memory and its method |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN101122842A true CN101122842A (en) | 2008-02-13 |
| CN100533364C CN100533364C (en) | 2009-08-26 |
Family
ID=39085190
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CNB2006101093225A Active CN100533364C (en) | 2006-08-08 | 2006-08-08 | Generalized flash memory and its method |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN100533364C (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101520797B (en) * | 2009-02-11 | 2011-02-16 | 国网电力科学研究院 | High-speed concurrent access method for power system large data files across platform |
| CN102156731A (en) * | 2011-04-08 | 2011-08-17 | 传聚互动(北京)科技有限公司 | Data storage method and device for flash memory |
-
2006
- 2006-08-08 CN CNB2006101093225A patent/CN100533364C/en active Active
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101520797B (en) * | 2009-02-11 | 2011-02-16 | 国网电力科学研究院 | High-speed concurrent access method for power system large data files across platform |
| CN102156731A (en) * | 2011-04-08 | 2011-08-17 | 传聚互动(北京)科技有限公司 | Data storage method and device for flash memory |
| CN102156731B (en) * | 2011-04-08 | 2013-06-05 | 传聚互动(北京)科技有限公司 | Data storage method and device for flash memory |
Also Published As
| Publication number | Publication date |
|---|---|
| CN100533364C (en) | 2009-08-26 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN108804023B (en) | Data storage device and operation method thereof | |
| US8230160B2 (en) | Flash memory storage system and flash memory controller and data processing method thereof | |
| US7392343B2 (en) | Memory card having a storage cell and method of controlling the same | |
| US8041884B2 (en) | Controller for non-volatile memories and methods of operating the memory controller | |
| US8386698B2 (en) | Data accessing method for flash memory and storage system and controller using the same | |
| US7898862B2 (en) | Memory card, semiconductor device, and method of controlling memory card | |
| US8312554B2 (en) | Method of hiding file at data protecting mode for non-volatile memory module, memory controller and portable memory storage apparatus | |
| US8055873B2 (en) | Data writing method for flash memory, and controller and system using the same | |
| US7752412B2 (en) | Methods of managing file allocation table information | |
| US8417869B2 (en) | Hybrid storage apparatus and hybrid storage medium controller and addressing method thereof | |
| US8589619B2 (en) | Data writing method, memory controller, and memory storage apparatus | |
| US20080082773A1 (en) | Systems for Managing File Allocation Table Information | |
| US9037814B2 (en) | Flash memory management method and flash memory controller and storage system using the same | |
| KR930010981A (en) | Storage device using flash memory | |
| US8127072B2 (en) | Data storage device and method for accessing flash memory | |
| CN103150256A (en) | Method and device to improve usb flash write performance | |
| US8819387B2 (en) | Memory storage device, memory controller, and method for identifying valid data | |
| US8156278B2 (en) | Non-volatile data storage system and method thereof | |
| US20150058531A1 (en) | Data writing method, memory control circuit unit and memory storage apparatus | |
| CN109521944A (en) | data storage device and data storage method | |
| CN100533364C (en) | Generalized flash memory and its method | |
| WO2008042594A1 (en) | Managing file allocation table information | |
| US11436105B2 (en) | Data processing method and memory controller utilizing the same | |
| KR100445134B1 (en) | Host equipped with stabilizing function for flash memory and the method thereof | |
| US20210303212A1 (en) | Data processing method and memory controller utilizing the same |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant |