CN101090467A - On-chip supply regulators - Google Patents
On-chip supply regulators Download PDFInfo
- Publication number
- CN101090467A CN101090467A CNA2006101041004A CN200610104100A CN101090467A CN 101090467 A CN101090467 A CN 101090467A CN A2006101041004 A CNA2006101041004 A CN A2006101041004A CN 200610104100 A CN200610104100 A CN 200610104100A CN 101090467 A CN101090467 A CN 101090467A
- Authority
- CN
- China
- Prior art keywords
- integrated circuit
- voltage
- circuit
- digital
- signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 claims description 17
- 230000001105 regulatory effect Effects 0.000 claims description 11
- 239000004065 semiconductor Substances 0.000 claims description 5
- 230000000295 complement effect Effects 0.000 claims description 4
- 229910044991 metal oxide Inorganic materials 0.000 claims description 4
- 150000004706 metal oxides Chemical class 0.000 claims description 4
- 238000004519 manufacturing process Methods 0.000 claims description 3
- 239000002131 composite material Substances 0.000 description 3
- 238000013461 design Methods 0.000 description 3
- 230000004044 response Effects 0.000 description 3
- 238000012545 processing Methods 0.000 description 2
- 238000012360 testing method Methods 0.000 description 2
- 230000001276 controlling effect Effects 0.000 description 1
- 239000003550 marker Substances 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000005457 optimization Methods 0.000 description 1
- 238000004088 simulation Methods 0.000 description 1
- 230000009466 transformation Effects 0.000 description 1
- 238000005303 weighing Methods 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Power Sources (AREA)
- Semiconductor Integrated Circuits (AREA)
- Continuous-Control Power Sources That Use Transistors (AREA)
- Circuits Of Receivers In General (AREA)
- Television Receiver Circuits (AREA)
Abstract
Integrated circuit chips with on-chip supply regulators with programmability and initialization. In one embodiment, an integrated circuit, includes: an initialization circuit to assert an initialization signal during powering up of the integrated circuit; a control circuit coupled to the initialization circuit; and a power supply regulator coupled to the control circuit, the power supply regulator to provide a first voltage to the control circuit when the initialization signal is asserted, the power supply regulator to provide a second voltage to the control circuit according to a control signal from the control circuit when the initialization signal is not asserted. In one embodiment, the integrated circuit includes a digital television demodulator.
Description
Technical field
Generally speaking, at least some embodiment of the present invention relate to power regulator, and more specifically but do not relate to the power regulator that is integrated on the integrated circuit (IC) chip exclusively.
Background technology
Integrated circuit can be integrated in dissimilar circuit on the single chip to increase integrated level.For instance, integrated circuit (IC) chip can comprise integrated analog circuit, digital circuit, memory and/or input and output (IO) circuit etc.
Dissimilar integrated circuits can use different electrical power voltage.Therefore, integrated circuit (IC) chip may need different supply voltages to be used for the different piece of chip.
For instance, for the internal digital core of integrated circuit, can preferably use low supply voltage.Short channel length can be used for reducing grain size and/or gathers way.What be associated with the use of short channel length is thin gate oxide thickness, and it needs low supply voltage.Therefore, the digital circuit required voltage on the integrated circuit may be lower than the analog circuit required voltage of implementing on identical integrated circuit.
In addition, approximate square proportional with its supply voltage of the power consumption of the digital circuit of in complementary metal oxide semiconductors (CMOS) (CMOS) logic, implementing.Low supply voltage can be used for reducing the power consumption of integrated digital circuit.
Can make input and output (IO) circuit and analog circuit operation by the supply voltage different with the supply voltage of the integrated digital core of integrated circuit (IC) chip.Input and output (IO) circuit and analog circuit need directly to be connected with entering integrated circuit (IC) chip or carry out the interface from the signal that integrated circuit (IC) chip is sent.The signal that leaves integrated circuit (IC) chip can have different common-mode voltages, big voltage swing etc.Usually, compare with the integrated digital circuit core of integrated circuit, input and output (IO) circuit and analog circuit are with higher supply voltage operation.
For the requirement of the multiple power supply that satisfies integrated circuit, off-chip capacitive source adjuster is generally used for providing different electrical power voltage for integrated circuit.Philips TDA10023 (Philips Semiconductor, TDA10023 www.philips.com) is this type of example.Another example is Zarlink ZL10210, the tables of data of issue in 2005.
Summary of the invention
This paper describes has the integrated circuit (IC) chip of on-chip supply regulators, and the programmable and init state of described on-chip supply regulators.
According to one embodiment of present invention, integrated circuit comprises: initializing circuit, and it establishes initializing signal during integrated circuit is powered up; Control circuit, it is coupled to described initializing circuit; And power regulator, it is coupled to described control circuit, when establishing described initializing signal, described power regulator is provided to control circuit (with digital core in one embodiment) with first voltage, when not establishing initializing signal, power regulator is provided to control circuit (and digital core) according to the control signal from control circuit with second voltage.
According to one embodiment of present invention, integrated circuit is implemented on single chip, and can further comprise digital television demodulator.Described digital television demodulator comprises digital circuit and analog circuit.Implement digital circuit by using complementary metal oxide semiconductors (CMOS) (CMOS) logic.Power regulator is provided to digital circuit with a voltage, and a voltage is provided to analog circuit.The voltage that is provided to digital circuit is usually less than the voltage that is provided to analog circuit.The voltage that is provided to digital circuit can be regulated according to the control signal from control circuit, and in one embodiment, control circuit itself is exactly a digital circuit.
According to one embodiment of present invention, when not establishing initializing signal, power regulator becomes its voltage into second voltage from first voltage at digital circuit.
According to one embodiment of present invention, power regulator comprises load simulator; Master driver, it is provided to described load simulator with voltage; Comparator, it produces control signal, the controlled logic control of wherein said reference voltage based on reference voltage with being provided to the differences among voltages of load simulator; From driver (slave driver), it provides output voltage; Wherein control described master driver and described from driver from the control signal of described comparator.Load simulator comprises at least one numeric door (digital gate).Reference voltage produces on integrated circuit.
According to one embodiment of present invention, integrated circuit comprises: the member that is used for establishing initializing signal during integrated circuit is powered up; Be used to produce the member of control signal; Be used for when establishing initializing signal, providing first voltage to produce control signal and to provide the member of second voltage frequently according to control signal not establishing initializing signal.Integrated circuit is implemented on single chip; And can programme so that the voltage-regulation of the generation control signal that is provided to be provided to control signal.
According to one embodiment of present invention, integrated circuit further comprises the member of the variation of the voltage that is used to reduce the voltage that is provided to the digital circuit on the integrated circuit and is provided to the analog circuit on the integrated circuit.Analog circuit comprises gain amplifier, AD converter (ADC), reference, biasing and clock circuit; And digital circuit comprises quadrature amplitude modulation (QAM) demodulator.
According to one embodiment of present invention, implement a method on integrated circuit, described method is established initializing signal during being included in integrated circuit being powered up; Produce control signal; With when establishing initializing signal, first voltage is provided to the digital circuit of integrated circuit, and when not establishing initializing signal, second voltage is provided to digital circuit according to control signal.
According to one embodiment of present invention, described method further comprises the variation that reduces voltage by the working load simulator, described variation owing to manufacture method, temperature, be provided in the supply voltage of integrated circuit at least one.
The present invention includes the device of method and these methods of execution, comprise the data handling system of carrying out these methods, and computer-readable media, when it is carried out on data handling system, can make system carry out these methods.
Further feature of the present invention will become obvious by accompanying drawing and detailed description subsequently.
Description of drawings
Mode with example illustrates the present invention, and the invention is not restricted to the figure in the accompanying drawing, in the accompanying drawings, and identical reference marker indication components identical.
Fig. 1 shows the integrated circuit (IC) chip with power regulator according to an embodiment of the invention;
Fig. 2 shows integrated digital television demodulator according to an embodiment of the invention;
Fig. 3 shows a part and the control circuit of power regulator according to an embodiment of the invention;
Fig. 4 shows the method for implementing according to an embodiment of the invention on integrated circuit (IC) chip.
Embodiment
Below describe content and graphic be explanation the present invention and should not be construed as restriction the present invention.A large amount of details are described so that complete understanding of the present invention to be provided.Yet in some cases, the description of the invention content is ambiguous for fear of making, and does not describe well-known or conventional details.The reference of one in this disclosure or an embodiment is needed not to be reference to identical embodiment; And this type of referential expression at least one.
One embodiment of the present of invention provide power supply plan for many power ICs, and wherein single chip contains the integrated power supply adjuster, and it has the init state of powering up and programmability.
One embodiment of the present of invention use on-chip supply regulators so that a plurality of supply voltages are provided to integrated circuit.When using on-chip supply regulators, can reduce the pin number of integrated circuit by the number that minimizing is provided to the supply voltage of integrated circuit.When the off-chip capacitive source adjuster that is used to provide a plurality of supply voltages is replaced by the chip power supply adjuster, can simplify the flaggy circuit design.
In addition, in one embodiment of the invention, on-chip supply regulators can be used for regulating the supply voltage that is fed to the digital circuit on the integrated circuit (IC) chip.Can be by increasing the speed that supply voltage improves circuit (for example digital circuit).Can be by reducing the power consumption that supply voltage reduces circuit (for example digital circuit).Therefore, can come the dynamically performance of optimization digital circuit by dynamically regulating supply voltage.In addition, regulate supply voltage and can be used for chip debugging or test.
One embodiment of the present of invention are used on-chip supply regulators on integrated circuit (IC) chip, to provide a plurality of supply voltages based on a supply voltage that is provided to integrated circuit (IC) chip.Can be to programme one or more with in the output voltage of regulating power regulator of power regulator on the integrated chip.
In one embodiment of the invention, power up initializing circuit and be integrated on the integrated circuit (IC) chip with on-chip supply regulators, with the init state of other circuit on power regulator on the control chip and the integrated circuit.Therefore, on-chip supply regulators has the init state of powering up and programmability adjustable a plurality of supply voltages are provided to the circuit on the integrated circuit, and described adjustable a plurality of supply voltages for example provide the different electrical power voltage of digital circuit core, analog circuit and/or I/O circuit.
The different piece of composite signal integrated circuits can be used different electrical power voltage.Composite signal integrated circuits with analog-and digital-combination of circuits on identical chip.For instance, can utilize composite signal integrated circuits to implement a lot of application, for example the receiver of the read data path of the radio system of mobile phone, DVD (digital video disc or digital universal disc) and laser sled control logic (laser sled control logic) or DTV (Digital Television) system part etc.Some Application Design can be become system on chip (SoC), it can comprise microprocessor, digital signal processor (DSP), RAM and ROM.
Fig. 1 shows the integrated circuit (IC) chip with power regulator according to an embodiment of the invention.In Fig. 1, initializing circuit (109) produces signal to guarantee being that the other parts of integrated circuit (IC) chip (110) provide the suitable condition that powers up; And programmable control circuit (107) provides flexibility to regulate supply voltage.
As shown in fig. 1, integrated power supply adjuster (101) on the integrated circuit (IC) chip (110) will be provided to the various circuit blocks on the integrated circuit (IC) chip (110), for example analog circuit (103), digital circuit (105), programmable control circuit (107) and initializing circuit (109) through the supply voltage of adjusting.In one embodiment, can sharedly be provided to 105,107 and/or 109 power supply.
In Fig. 1, integrated circuit (IC) chip (110) receives supply voltage to give power regulator (101) power supply, and power regulator (101) can produce a plurality of supply voltages and/or scalable supply voltage.
In Fig. 1, power regulator (101) receives control signal and the initializing signal from control circuit (107) and initializing circuit (109).Power regulator (101) can receive initializing signal from initializing circuit (109) via control circuit (107), or directly receives initializing signal from initializing circuit (109) according to circumstances.
In Fig. 1, programmable control circuit (107) is powered by power regulator; And the supply voltage that programmable control circuit (107) scalable is provided by power regulator (101) is to power to programmable control circuit (107).
When powering up, the initialization block produces initializing signal, thinks that one or more circuit blocks on the integrated circuit (IC) chip (110) are established suitable entry condition, and described initializing signal can be the pulse with certain width.
In Fig. 1, during powering up, power regulator (101) and programmable control circuit (107) are configured for use in suitable initialization, thereby avoid locking states or race condition between power regulator (101) and the programmable control circuit (107).After initialization, power regulator (101) can be regulated the voltage output that is provided to programmable control circuit (107), and programmable control circuit (107) then can be controlled power regulator (101) to change voltage output.
For instance, during establishing the initialization cycle of initializing signal by initializing circuit (109), regardless of the control signal that receives from programmable control circuit (107), power regulator is configured to default voltage is outputed to programmable control circuit (107).For instance, when establishing initializing signal, power regulator can be ignored the control signal from programmable control circuit (107).Perhaps, when establishing initializing signal, programmable control circuit (107) can be configured to produce default control signal, and it makes power regulator (101) that default voltage is provided to programmable control circuit (107).Therefore, when programmable control circuit (107) produced invalid control signal during initialization cycle, power regulator still can output to various circuit blocks to guarantee suitable initialization with a default voltage (a plurality of default voltage).
In one embodiment of the invention, control circuit provides programmability for power regulator.For instance, programmable control circuit (107) can comprise some register-bit.After initialization, can change the output voltage (a plurality of output voltage) of the output of described register-bit with the control power regulator.But the register-bit real-time regulated makes integrated circuit (IC) chip (110) have the flexibility of weighing between the power of chip and speed.For instance, integrated circuit (IC) chip (110) can increase the supply voltage that is used for digital circuit (105) increasing the speed of digital processing, or reduce be used for digital circuit (105) supply voltage to reduce the power consumption of digital processing.Also can use programmability at the debugging and the test period of integrated circuit (IC) chip (110).
In one embodiment, integrated circuit (IC) chip (110) can comprise programmable clock generator (not showing among Fig. 1).Clock generator can partly be implemented by the use digital circuit, and partly by using analog circuit to implement.In one embodiment, at least one in the output voltage of adjuster controlled by the digital block from the programmable clock generator, and clock generator is powered by power regulator.
In one embodiment, on-chip supply regulators (110) is placed on below around the power bus of digital core, to reduce influence to grain size.
Fig. 2 shows integrated digital television demodulator according to an embodiment of the invention.In Fig. 2, digital television demodulator (203) comprises analog circuit and the digital circuit that is integrated on the integrated circuit (IC) chip (209).Power regulator (201) is provided to digital television demodulator (203), clock generator (211), programmable control circuit (205) and initializing circuit (207) with the supply voltage through regulating.Can programme with control clock generator (211) and power regulator (201) to control circuit (205).Can programme with frequency of regulating the clock signal that produces by clock generator (211) and the voltage of supplying by power regulator (201) to control circuit (205).Control circuit (205) is powered by power regulator (201), and according to from the clock signal of clock generator (211) by clockization.When establishing initializing signal by initializing circuit (207), power regulator (201) produces the acquiescence supply voltage to be provided to clock generator (211); And clock generator (211) is with the default frequency clocking.When not establishing initializing signal, clock signal can be used for controlling adaptively power regulator, to regulate from the supply voltage through regulating of power regulator (201) and or the frequency of the clock signal that produced by clock generator (211).
In one embodiment, digital television demodulator (203) comprises digital circuit and analog circuit.Implement the digital circuit of digital television demodulator (203) by using complementary metal oxide semiconductors (CMOS) (CMOS) logic.Power regulator is provided to different voltages the digital circuit and the analog circuit of digital television demodulator (203).In one embodiment, the voltage that is provided to the digital circuit of digital television demodulator (203) can be lower than the voltage of the analog circuit that is provided to digital television demodulator (203).Based on the same power supplies voltage that is input to integrated circuit, power regulator (201) is provided to digital circuit and analog circuit with different voltages.
In one embodiment, digital television demodulator (203) comprises quadrature amplitude modulation (QAM) demodulator; And analog circuit comprises gain amplifier, AD converter (ADC), reference, biasing and clock circuit.
Fig. 3 shows a part and the control circuit of power regulator according to an embodiment of the invention.In Fig. 3, will be provided to comparator (305) by the reference voltage that reference voltage generator (303) produces.
Based on the difference between the output of the output of reference voltage generator (303) and master driver (307), comparator (305) produces control signal with control master driver (307) with from driver (309).From the identical control signal of comparator (305) be used for from driver (309) and master driver (307) both, make from the output of the output tracking master driver (307) of driver (309).
The control signal that is produced by comparator (305) is used to minimize the difference between the output of the output of reference voltage generator (303) and master driver (307).Therefore, the output tracking reference voltage of master driver (307); And output from the output tracking master driver (307) of driver (309).
In Fig. 3, master driver (307) drives load simulator (311), and its simulation is by some aspect of the load that drives from driver (309).Load simulator (311) with implement by the identical integrated circuit (IC) chip of the circuit that drives from driver (309), make the variation of aspects such as operating frequency, transformation of data pattern, manufacture method and working temperature be reflected on the load simulator.The use of load simulator has significantly reduced the variation that causes owing to method, temperature and supply voltage (PVT) from the output voltage of driver (309).
Because the variation of method, temperature and supply voltage (PVT), can there be bigger variation in the average current that draws from adjuster.Keep in a usual manner and be subjected to the output voltage of good control will require adjuster when low frequency, to have very little output impedance.The use of load simulator does not need to increase the wide to long ratio of mos device among Fig. 2.In one embodiment, follow the tracks of the actual loading with PVT variation and programmability by the working load simulator, integrated circuit (IC) chip does not need to have low-down output impedance when low-down frequency.
In one embodiment, by using and implementing load simulator by similar several numeral doors of the digital circuit that drives from driver (309).In one embodiment, implement load simulator by the numeric door of using clockization.
In Fig. 3, optional feedback can be via control circuit (301) from obtaining from the output of driver (309).This type of feedback can be used for further reducing master driver and from the mismatch between the driver.
The output of control circuit (301) adjustable reference voltage generator (303) and load simulator (311) is to regulate the output from driver.
Fig. 4 shows the method for implementing according to an embodiment of the invention on integrated circuit (IC) chip.In Fig. 4, during initialization cycle, produce initializing signal (401) with in response to power regulator is powered up.Provide (403) digital circuit (comprising control circuit) with in response to the initializing signal during the initialization cycle first voltage from power regulator to integrated circuit (IC) chip.Behind initialization cycle, first voltage of digital circuit is become (405) second voltages with in response to the control signal from control circuit by power regulator.
Therefore, at least one embodiment of the present invention provides power source design for the integrated circuit (many power supplys IC) that uses a plurality of supply voltages, and wherein the programmable power supply adjuster is integrated on the IC.In one embodiment, on-chip supply regulators has the init state of powering up and programmability, and the member of regulating in the speed/power of a plurality of circuit that move under the supply voltages of adjusting is provided.
Power regulator is integrated in the use of exempting off-chip capacitive source adjuster on the integrated circuit (IC) chip, and therefore reduces pin number and BOM (BOM) with flaggy.
In aforementioned specification, with reference to particular exemplary embodiment of the present invention the present invention has been described.Obviously, under the spirit of in not breaking away from above claims, being stated widely of the present invention and the situation of category, can do various modifications to the present invention.Therefore, with descriptive sense but not restrictive, sense is treated specification and graphic.
Claims (20)
1. integrated circuit, it comprises:
One initializing circuit, it establishes an initializing signal during described integrated circuit is powered up;
One control circuit, it is coupled to described initializing circuit; With
One power regulator, it is coupled to described control circuit, when establishing described initializing signal, described power regulator is provided to described control circuit with one first voltage, when not establishing described initializing signal, described power regulator is provided to described control circuit according to the control signal from described control circuit with one second voltage.
2. integrated circuit according to claim 1, wherein said integrated circuit is implemented on single chip.
3. integrated circuit according to claim 2, it further comprises;
One digital television demodulator.
4. integrated circuit according to claim 3, wherein said digital television demodulator comprise a digital circuit and an analog circuit.
5. integrated circuit according to claim 4 is wherein by using complementary metal oxide semiconductors (CMOS) (CMOS) logic to implement described digital circuit.
6. integrated circuit according to claim 4, wherein said power regulator is provided to a voltage described digital circuit and a voltage is provided to described analog circuit.
7. integrated circuit according to claim 6, the described voltage that wherein is provided to described digital circuit is lower than the described voltage that is provided to described analog circuit.
8. integrated circuit according to claim 6, the described voltage that wherein is provided to described digital circuit can be regulated according to the control signal from described control circuit.
9. integrated circuit according to claim 8, wherein said control circuit are digital circuits.
10. integrated circuit according to claim 1, it further comprises a clock generator.
11. integrated circuit according to claim 10, wherein when not establishing described initializing signal, described power regulator becomes described first voltage into described second voltage.
12. integrated circuit according to claim 1, wherein said power regulator comprises:
One load simulator;
One master driver, it is provided to described load simulator with a voltage;
One comparator, it produces a control signal, the controlled logic control of wherein said reference voltage based on a reference voltage and the difference that is provided between the described voltage of described load simulator;
One from driver, and it provides an output voltage;
Wherein control described master driver and described from driver from the described control signal of described comparator.
13. integrated circuit according to claim 12, wherein said load simulator comprises at least one numeric door.
14. integrated circuit according to claim 13, wherein said reference voltage produces on described integrated circuit.
15. an integrated circuit, it comprises:
Be used for during described integrated circuit is powered up, establishing the member of an initializing signal;
Be used to produce the member of a control signal;
Be used for when establishing described initializing signal, providing one first voltage to produce described control signal and the member of one second voltage is provided according to described control signal when not establishing described initializing signal.
16. integrated circuit according to claim 15, wherein said integrated circuit is implemented on single chip; And can programme so that a voltage of the described control signal of generation that is provided to be provided to described control signal.
17. integrated circuit according to claim 15, it further comprises:
Be used to reduce a member that changes of voltage that is provided to the digital circuit on the described integrated circuit and a voltage that is provided to the analog circuit on the described integrated circuit.
18. integrated circuit according to claim 17, wherein said analog circuit comprises a gain amplifier, AD converter (ADC), reference, biasing and clock circuit; And described digital circuit comprises a quadrature amplitude modulation (QAM) demodulator.
19. a method of implementing on an integrated circuit, described method comprises:
During being powered up, establishes described integrated circuit an initializing signal;
Produce a control signal; With
When establishing described initializing signal, one first voltage is provided to a digital circuit of described integrated circuit, and when not establishing described initializing signal, one second voltage is provided to described digital circuit according to described control signal.
20. method according to claim 19, it further comprises:
By using a load simulator to reduce a variation of a voltage, described variation owing to manufacture method, temperature, be provided in the supply voltage of described integrated circuit at least one.
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US11/423,869 | 2006-06-13 | ||
| US11/423,869 US7366926B2 (en) | 2006-06-13 | 2006-06-13 | On-chip supply regulators |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN101090467A true CN101090467A (en) | 2007-12-19 |
| CN101090467B CN101090467B (en) | 2011-01-05 |
Family
ID=38821257
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN2006101041004A Active CN101090467B (en) | 2006-06-13 | 2006-08-01 | On-chip supply regulators |
Country Status (5)
| Country | Link |
|---|---|
| US (1) | US7366926B2 (en) |
| EP (1) | EP2027719A1 (en) |
| CN (1) | CN101090467B (en) |
| TW (1) | TW200745807A (en) |
| WO (1) | WO2007145645A1 (en) |
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101593741A (en) * | 2009-04-22 | 2009-12-02 | 上海宏力半导体制造有限公司 | On-chip system chip |
| CN105610425A (en) * | 2015-12-18 | 2016-05-25 | 珠海市杰理科技有限公司 | Energizing protection circuit |
| CN110391741A (en) * | 2018-04-17 | 2019-10-29 | 意法半导体股份有限公司 | Power-supply system |
| CN111624903A (en) * | 2019-02-28 | 2020-09-04 | 意法半导体股份有限公司 | Processing system, corresponding device and corresponding method |
Families Citing this family (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7571413B1 (en) * | 2006-06-28 | 2009-08-04 | Altera Corporation | Testing circuitry for programmable logic devices with selectable power supply voltages |
| US7949887B2 (en) * | 2006-11-01 | 2011-05-24 | Intel Corporation | Independent power control of processing cores |
| US8397090B2 (en) * | 2006-12-08 | 2013-03-12 | Intel Corporation | Operating integrated circuit logic blocks at independent voltages with single voltage supply |
| TWI505075B (en) * | 2012-01-10 | 2015-10-21 | Green Solution Tech Co Ltd | Power-good signal generator and controller with power sequencingfree |
| JP6562745B2 (en) * | 2015-07-16 | 2019-08-21 | キヤノン株式会社 | Photoelectric conversion device, image reading device, and image forming device |
Family Cites Families (12)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4042830A (en) | 1975-11-25 | 1977-08-16 | The United States Of America As Represented By The Secretary Of The Navy | Solid state programmable dynamic load simulator |
| US5323066A (en) * | 1992-06-01 | 1994-06-21 | Motorola, Inc. | Method and apparatus for performing power on reset initialization in a data processing system |
| US5301161A (en) * | 1993-01-12 | 1994-04-05 | Intel Corporation | Circuitry for power supply voltage detection and system lockout for a nonvolatile memory |
| US5710741A (en) * | 1994-03-11 | 1998-01-20 | Micron Technology, Inc. | Power up intialization circuit responding to an input signal |
| JP4149107B2 (en) * | 2000-01-17 | 2008-09-10 | 株式会社ルネサステクノロジ | LCD driver IC |
| DE60143296D1 (en) | 2000-08-03 | 2010-12-02 | Broadcom Corp | METHOD AND CIRCUIT FOR AN AMPLIFIER WITH TWO OPERATING VOLTAGES |
| JP2002111525A (en) | 2000-09-29 | 2002-04-12 | Matsushita Electric Ind Co Ltd | Dual-output tuner |
| US7477326B2 (en) | 2000-12-15 | 2009-01-13 | Broadcom Corporation | HDTV chip with a single IF strip for handling analog and digital reception |
| US7239357B2 (en) | 2000-12-15 | 2007-07-03 | Broadcom Corporation | Digital IF demodulator with carrier recovery |
| KR100400752B1 (en) | 2001-02-07 | 2003-10-08 | 엘지전자 주식회사 | Apparatus for VSB demodulating in digital TV receiver |
| WO2004102780A1 (en) * | 2003-05-13 | 2004-11-25 | Fujitsu Limited | Semiconductor integrated circuit device |
| JP2006107127A (en) * | 2004-10-05 | 2006-04-20 | Nec Electronics Corp | Semiconductor integrated circuit device |
-
2006
- 2006-06-13 US US11/423,869 patent/US7366926B2/en active Active
- 2006-08-01 CN CN2006101041004A patent/CN101090467B/en active Active
- 2006-08-11 WO PCT/US2006/031539 patent/WO2007145645A1/en active Application Filing
- 2006-08-11 EP EP06801359A patent/EP2027719A1/en not_active Withdrawn
- 2006-10-31 TW TW095140222A patent/TW200745807A/en unknown
Cited By (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101593741A (en) * | 2009-04-22 | 2009-12-02 | 上海宏力半导体制造有限公司 | On-chip system chip |
| CN105610425A (en) * | 2015-12-18 | 2016-05-25 | 珠海市杰理科技有限公司 | Energizing protection circuit |
| CN105610425B (en) * | 2015-12-18 | 2019-01-11 | 珠海市杰理科技股份有限公司 | Power-on protective circuit |
| CN110391741A (en) * | 2018-04-17 | 2019-10-29 | 意法半导体股份有限公司 | Power-supply system |
| US11283353B2 (en) | 2018-04-17 | 2022-03-22 | Stmicroelectronics S.R.L. | Power supply system |
| US11742757B2 (en) | 2018-04-17 | 2023-08-29 | STMicroelectronics (Alps) SAS | Power supply system |
| CN111624903A (en) * | 2019-02-28 | 2020-09-04 | 意法半导体股份有限公司 | Processing system, corresponding device and corresponding method |
Also Published As
| Publication number | Publication date |
|---|---|
| WO2007145645A1 (en) | 2007-12-21 |
| US7366926B2 (en) | 2008-04-29 |
| CN101090467B (en) | 2011-01-05 |
| US20070285122A1 (en) | 2007-12-13 |
| EP2027719A1 (en) | 2009-02-25 |
| TW200745807A (en) | 2007-12-16 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN101090467B (en) | On-chip supply regulators | |
| US7468615B1 (en) | Voltage level shifter | |
| US20080231366A1 (en) | Method and System for a Low Noise Amplifier with Tolerance to Large Inputs | |
| US7378896B2 (en) | Single pin for multiple functional control purposes | |
| KR20170035310A (en) | Voltage regulator using multi-power and gain-boosting technique, and mobile device having the same | |
| US7992025B2 (en) | Power control circuit | |
| US20060255781A1 (en) | Constant voltage power supply | |
| US8188801B2 (en) | Delay circuit for low power ring oscillator | |
| US7812662B2 (en) | System and method for adjusting supply voltage levels to reduce sub-threshold leakage | |
| US7487370B2 (en) | Semiconductor device and system | |
| US8476966B2 (en) | On-die voltage regulation using p-FET header devices with a feedback control loop | |
| US10739845B2 (en) | Apparatus for power consumption reduction in electronic circuitry and associated methods | |
| TW202205054A (en) | Integrated circuit and signal transmission method thereof | |
| US9767861B2 (en) | Regulated voltage supply with low power consumption and small chip area | |
| JP2005517338A (en) | Low power digital electronics | |
| US20100244911A1 (en) | Supply circuitry for sleep mode | |
| US20080012621A1 (en) | Enhancement of power on reliability in a dual power supply digital device with down converter | |
| US6249134B1 (en) | Semiconductor integrated circuit device and testing method thereof | |
| US20170373690A1 (en) | Apparatus and methods for on-die temperature sensing to improve fpga performance | |
| US9525341B2 (en) | Ladder-based high speed switch regulator | |
| US11307644B2 (en) | Cross-domain power control circuit | |
| US20060237748A1 (en) | Semiconductor device and method of manufacturing the same | |
| Choi et al. | Lookup table-based adaptive body biasing of multiple macros | |
| Kaedi et al. | A 98.1% CE, 100 mA MLC multi-reference output all digital LDO with fast settling and digital self calibration for DVFS and multi-V DD applications | |
| US20120081987A1 (en) | Supply voltage distribution system with reduced resistance for semiconductor devices |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| REG | Reference to a national code |
Ref country code: HK Ref legal event code: DE Ref document number: 1107208 Country of ref document: HK |
|
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| REG | Reference to a national code |
Ref country code: HK Ref legal event code: WD Ref document number: 1107208 Country of ref document: HK |
|
| TR01 | Transfer of patent right |
Effective date of registration: 20171101 Address after: 215300 No. 628 Xia Dong Street, Kunshan Development Zone, Jiangsu, Kunshan Patentee after: Montage of Electronic Science and Technology (Kunshan) Co., Ltd. Address before: 200233, room 406, Pioneer Building, No. 680, Guiping Road, Shanghai Patentee before: Acrospeed, Inc. |
|
| TR01 | Transfer of patent right |