CN101084492A - Multimedia card interface method, computer program product and apparatus - Google Patents

Multimedia card interface method, computer program product and apparatus Download PDF

Info

Publication number
CN101084492A
CN101084492A CN 200580043855 CN200580043855A CN101084492A CN 101084492 A CN101084492 A CN 101084492A CN 200580043855 CN200580043855 CN 200580043855 CN 200580043855 A CN200580043855 A CN 200580043855A CN 101084492 A CN101084492 A CN 101084492A
Authority
CN
China
Prior art keywords
module
unit
data block
data
signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN 200580043855
Other languages
Chinese (zh)
Other versions
CN100527113C (en
Inventor
K·米利
J·伊沃南
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Jiangbolong Electronics Hong Kong Co ltd
Original Assignee
Nokia Oyj
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Family has litigation
First worldwide family litigation filed litigation Critical https://patents.darts-ip.com/?family=38913182&utm_source=google_patent&utm_medium=platform_link&utm_campaign=public_patent_search&patent=CN101084492(A) "Global patent litigation dataset” by Darts-ip is licensed under a Creative Commons Attribution 4.0 International License.
Application filed by Nokia Oyj filed Critical Nokia Oyj
Publication of CN101084492A publication Critical patent/CN101084492A/en
Application granted granted Critical
Publication of CN100527113C publication Critical patent/CN100527113C/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Abstract

A method to communicate data from a first unit to a second unit over a bus includes initiating an n-block data transfer, where n>1; for a first n-1 data blocks transferred from the first unit to the second unit, controlling a status signal generated by the second unit to be a buffer busy/ready status signal after each of the n-1 data blocks to inform the first unit of when the first unit may transfer the next data block; and for the n<th >data block transferred from the first unit to the second unit, controlling the status signal to be a programming busy/ready status signal after the n<th >data block to inform the first unit of a termination of internal programming, if any, by the second unit.

Description

Multimedia card interface method, computer program and device
Technical field
Exemplary embodiment of the present invention mainly relates to the removable memory module that comprises memory devices, and relate more specifically to the interface of removable memory module, these removable memory modules are such as being but be not limited to be known as the removable memory module of multimedia card (MMC) and be known as the removable memory module of secure digital (SD) memory card.
Background technology
In the removable memory module such, for example defined busy signaling relatively with data programing such as MMC.Busy signal outputs to main process equipment and is used to indication " buffer is ready for next data " in this case from MMC.Erase command is also used busy signal, but indication " wiping busy " in this case.Owing to only have a busy signal line usually so that the save pins number, so the use of busy signal is inflexible.
Current definition to busy signal in system of MMC association (MMCA) is based on the following fact: the software layer of main process equipment is normally with in piece, for example transmits in the piece of 16k bit that the such mode of data implements.Therefore it is feasible using so-called polylith write order, because the part that a data block that is transmitted by the MMC interface is the main process equipment block size (the MMC piece is 512 bytes usually).Because the implication of busy signal is current to be " buffer is ready " with regard to data transmit situation, need not the state of poll buffer so main frame can be sent to MMC with the data block of a plurality of 512 bytes.
Yet, just like current defined, the problem that is run into be transmit last piece (for example the piece of last 512 bytes in the piece of 16k byte) altogether afterwards main frame must begin poll " it is ready to programme " status signal owing to there is not new piece will transmit that therefore this becomes relevant in this point.Requirement host computer polls programming ready state signal is the poor efficiency use to the host process capacity.
Summary of the invention
According to exemplary embodiment of the present invention, above-mentioned and other problem is overcome and has been realized other advantage.
In its first aspect, the invention provides and a kind ofly be used for bus by comprising signal wire the method for first module interface to Unit second.This method comprises: by signal wire the first information is driven into Unit second from first module; From the second unit drive signals line to cause state variation; In first module the state variation of signal wire is interpreted as having first implication, and in response from first module with second information-driven to signal wire; From the second unit drive signals line to cause state variation; And the state variation of signal wire is interpreted as having Secondary Meaning in first module.
In its second aspect, the invention provides a kind of computer program, it is contained in the computer-readable medium, and comprises that the bus that is used to carry out by comprising signal wire is with the programmed instruction of first module interface to the operation of Unit second.These operations comprise: by signal wire the first information is driven into Unit second from first module; From the second unit drive signals line to cause state variation; In first module the state variation of signal wire is interpreted as having first implication, and in response from first module with second information-driven to signal wire; From the second unit drive signals line to cause state variation; And the state variation of signal wire is interpreted as having Secondary Meaning in first module.
In its third aspect, the invention provides and a kind ofly be used for bus by comprising signal wire the device of first module interface to Unit second.This device is included in the driver that is coupled to signal wire of first module and at the receiver that is coupled to signal wire of first module in this embodiment.This driver can be operated in order to by signal wire the first information being driven into Unit second from first module, and receiver can be operated in order to receive from the state variation of the signal wire of second unit drives.Can operate at the controller of first module and to be interpreted as after the first information being driven into Unit second from first module, having first implication in order to state variation and after second information being driven into Unit second from first module, to have Secondary Meaning by signal wire by signal wire with signal wire.First module can comprise main frame and Unit second can comprise memory card.
In its fourth aspect, the invention provides and a kind ofly be used for bus by comprising signal wire the device of first module interface to Unit second.This device is included in the driver that is coupled to signal wire of first module and at the receiver that is coupled to signal wire of first module in this embodiment.This receiver can be operated in order to receiving the first information from Unit second by signal wire, and driver can be operated in order to the state variation with signal wire and is driven into Unit second.Controller in first module makes the state variation of signal wire to have first implication and have Secondary Meaning by signal wire after Unit second receives second information after Unit second receives the first information by signal wire.First module can comprise memory card and Unit second can comprise main frame.
In aspect it is another, the invention provides a kind of method that is used for data being sent to from first module Unit second by bus.This method comprises: start the n blocks of data and transmit, wherein n>1; For preceding n-1 the data block that is sent to Unit second from first module, control status signal that Unit second generated with become after each data block in n-1 data block buffer busy/the ready state signal, thereby when first module can transmit next data block to the notice first module; And for n the data block that is sent to Unit second from first module, the state of a control signal with after n data block, become programming busy/the ready state signal, thereby if inside programming is arranged the notice first module then Unit second has stopped inside programming.
In aspect it is another, the invention provides a kind of computer program, it is contained in the computer-readable medium, and comprises and be used to carry out the programmed instruction that data is sent to the operation of Unit second from first module by bus.These operations comprise: start the n blocks of data and transmit, wherein n>1; For preceding n-1 the data block that is sent to Unit second from first module, control status signal that Unit second generated with become after each data block in n-1 data block buffer busy/the ready state signal, thereby when first module can transmit next data block to the notice first module; And for n the data block that is sent to Unit second from first module, the state of a control signal with after n data block, become programming busy/the ready state signal, thereby if inside programming is arranged the notice first module then Unit second has stopped inside programming.
In aspect it is another, the invention provides a kind of device that is used for data being sent to from first module Unit second by bus.This device comprises in order to start the controller that the n blocks of data transmits, wherein n>1.For preceding n-1 the data block that is sent to Unit second from first module, the second unit controls status signal is had much to do/the ready state signal to become buffer after each data block in n-1 data block, thereby when first module can transmit next data block to the notice first module; And for n the data block that is sent to Unit second from first module, the second unit controls status signal with after n data block, become programming busy/the ready state signal, thereby if inside programming is arranged the notice first module then Unit second has stopped inside programming.
According to another pattern of the present invention, embodiments of the invention comprise a kind of in order to data are sent to method, computer program and the equipment of Unit second by bus from first module.This method comprises: start the n blocks of data and transmit, wherein n>1; For preceding n-1 the data block that is sent to Unit second from first module, control status signal that Unit second generated with become after each data block in n-1 data block buffer busy/the ready state signal, thereby when first module can transmit next data block to the notice first module; And after n the data block that is sent to Unit second from first module, to Unit second transmission stopping transmission command, and the state of a control signal with become programming busy/the ready state signal, thereby if inside programming is arranged the notice first module then Unit second has stopped inside programming.
Description of drawings
When reading in conjunction with the accompanying drawings following embodiment, the above-mentioned and others of exemplary embodiment of the present become more obvious, in the accompanying drawings:
Fig. 1 shows first module is coupled to Unit second by bus block diagram; And
Fig. 2 is the exemplary waveforms that illustrates operation of the present invention.
Embodiment
Fig. 1 shows first module such as main frame 1 is connected to Unit second such as memory card 2 (for example MMC) by the bus 3 that comprises the busy signal 4 that is associated with data line 5.Also show order (CMD) line 6 and clock (CLK) line 7, main frame 1 is given an order to card 2 by this CMD line 6.Generally speaking, except as make amendment so that provide multi-usage or the multi-mode busy signal 4 according to embodiments of the invention, bus 3 can be compatible with as " The MultiMediaCard; System Specification; Version 3.31; MMCA Technical Committee ", 2003 defined buses.Yet will be appreciated that embodiments of the invention should not be construed as only to be limited to uses with MMC compatible cards, interface and bus.
Main frame 1 can be cell phone or digital camera or PC or any suitable equipment that can hold the use of memory card 2.Suppose that main frame 1 comprises driver 1A and the receiver 1B that is coupled to data signal line 5 and is coupled to driver 1A and receiver 1B and the steering logic 1C that can instruction according to the present invention operates.Suppose that memory card 2 comprises driver 2A and the receiver 2B that is coupled to data signal line 5 and is coupled to driver 2A and receiver 2B and the steering logic 2C that can instruction according to the present invention operates.
Exemplary embodiment of the present invention provides the implication that changes busy signal 4 in the command execution process.With regard to this situation of MMC data transfer operation, this means for first data block that sends, busy signal 4 is used and explains (i.e. " buffer busy/ready ") as current definition by main frame 1, but for last data block, busy signal 4 is interpreted as " programming busy/ready ".Should be noted that in data transfer procedure in MMC2, ongoing data programing to be arranged.Therefore, " programming busy/ready " status signal is used to notify main frame 1 when to finish the inside programming of memory card 2.
The exemplary embodiment of the application of the invention need not inside " programming busy/ready " status signal of main frame 1 poll MMC2, has saved host interface (IF) resource thus.Main frame 1 can replace continuation and send use more efficiently based on the interrupt-driven formula operator scheme of busy signal at whole data.In addition, the use of the embodiment of the invention mean need be still less software timer (such as being used for that polling operation is carried out software timer regularly), simplified enforcement thus.The use of the embodiment of the invention also means can realize that performance strengthens; The compatibility possibility that becomes backward and forward; And concurrent activities implement to be used with the effective and efficient manner possibility that becomes.
Two exemplary mode of operation are described now.Will be appreciated that use by the embodiment of the invention can realize the operator scheme more than these two operator schemes.
First operator scheme is called as polylith and writes.For the MMC compatible operations, command sequence is as follows:
CMD16(Set_Block_Length);
CMD23 (Set_Block_Count); According to this information, MMC2 can determine which data block is last piece; And
CMD24 (Write_Block): write a plurality of data blocks.
Follow then is on data line 5 data block to be sent to MMC2 after this command sequence.Between each data block, busy signaling is arranged on data line 5.Busy implication in this case is " buffer busy/ready ".In case (uprising) established in the busy signal cancellation, main frame 1 just can send to MMC2 with next data block.As mentioned above, in data transfer procedure, in MMC2, ongoing data programing can be arranged.According to an aspect of the present invention, after MMC2 received last data block, it became the implication of busy signal 4 " programming busy/ready ".This means that main frame 1 need not to begin the programming state of poll MMC2, also wait for busy interruption in this dial-tone stage but can replace continuation.Yet the busy appearance of interrupting is interpreted as the appearance of " it is ready to programme " state indication by main frame 1.
The polylith that second operator scheme is called the open end formula writes.For the MMC compatible operations, command sequence is as follows:
CMD16(Set_Block_Length);
CMD25(Write_Multiple_Block);
On data line 5, send data block; And
CMD12 (Stop_Transmission); According to this information, MMC2 knows and has sent last data block.
All there is being busy signaling to appear on the data line 5 between each data block.Busy implication in this case is " buffer busy/ready ".In case the busy signal cancellation is established, main frame 1 just can send to MMC2 with next data block.In data transfer procedure, in MMC2, ongoing data programing can be arranged.According to an aspect of the present invention, receive at MMC2 and to cease and desist order (CMD 12) afterwards, it is provided with busy signal once more, but the implication of busy signal 4 is once more in this case " programming busy/ready ".
Can notice: have several following time slots, CMD 12 can be sent to MMC2 in these time slot processes, and these can influence the implication and the explanation of busy signal 4.
Fig. 2 is the oscillogram that illustrates a kind of operator scheme, wherein on cmd signal line 6, send CMD23 (Set_Block_Count) and CMD25 (Write_Multiple_Block), and the figure shows data line 5 and transmit first and last data block and use by the card 2 bimodulus busy signals 4 that driven and indicate in " buffer busy/ready " and " programming have much to do/ready " one.
As optional embodiment, discrete busy line can be used for dissimilar state indications (for example being used for buffer status and programming state in this case).Yet this mode will need more physical pins and can not back compatible.
Contrast with the previous use of busy signal 4, according to many aspects of the present invention, the implication of change busy signal 4 in same order (for example polylith writes) and between the data block that transmits.
In the scope of exemplary embodiment of the present, 1 couple of MMC2 of main frame programmes so that select the operator scheme of busy signaling.For example, powering on when resetting, MMC2 can default to the routine of busy signaling is used, but then can be by main frame 1 programming in case with the multi-mode of busy signaling use (for example buffer busy/ready and programming is busy/ready) operate.Alternatively, the operator scheme that powers on can be defined as the multi-mode of busy signaling and use, and main frame 1 can be programmed so that utilize conventional having much to do/ready signaling to MMC2 then.
In one aspect of the invention, embodiments of the invention provide the memory card 2 that comprises bus interface, and this bus interface is used for being coupled to main frame 1 by the bus 3 that comprises data line 5.This bus interface comprises driver 2A that is coupled to data signal line and the receiver 2B that also is coupled to data signal line 5.Receiver 2B can operate in order to receive the first information by data signal line 5 from main frame 1.Driver 2A can operate in order to the state variation (as the saltus step of busy signal 4) with data signal line 5 and be driven into main frame 1.Memory card 2 also comprises steering logic or controller 2C, and this steering logic or controller 2C are coupled to driver 2A and receiver 2B and can operate in order to the state variation that causes data signal line 5 so that have Secondary Meaning (for example " programme have much to do/ready ") by data signal line 5 have first implication (for example " buffer busy/ready ") after main frame 1 receives the first information by data signal line 5 after main frame 1 receives second information.
Bus 3 also comprises command signal line 6, and controller 2C in response to by command signal line 6 from least one order that main frame 1 receives, make the state variation of data signal line 5 after main frame 1 receives the first information, to have first implication by data signal line 5 and after main frame 1 reception second information, to have Secondary Meaning by data signal line 5.
Controller 2C can be in response to the programming that receives from main frame 1 so that determine the implication of the state variation of data signal line 5 as follows: have first implication and receiving second information from main frame after, having Secondary Meaning after main frame receives the first information by data signal line, perhaps after the main frame 1 reception first information, having first implication and after main frame 1 reception second information, also having first implication by data signal line 5 by data signal line 5 by data signal line.
More than describe by exemplary and nonrestrictive example provide to the current design of inventor be used to realize the best approach of the present invention and device not only fully but also the suggestive description of tool.Yet, in view of in the above description of reading with claims in conjunction with the accompanying drawings, various remodeling and change and can become obvious for the technician in the association area.
As just some examples of optional embodiment, those skilled in the art can attempt using other similar or equivalent signaling protocol and module type.In addition, can make busy signal 4 transmit the implication that presents in the command procedure more than two at individual data.As an example, when transmitting three data blocks, busy signal 4 can have first implication after first data block transmits, have Secondary Meaning and have the 3rd implication after second data block transmits after the transmission of the 3rd data block.In addition thus, busy signal can be used for indicating a plurality of different conditions in carrying out the multistage command procedure.For example, suppose to use the multistage erase command, wherein on order wire, send one or more address to be wiped, and wherein after receiving one or more first address busy signal 4 indicated and can send more one or more address, and busy signal 4 has been indicated erase status after transmission one or more FA final address to be wiped.
Yet, still all will fall in the scope of the embodiment of the invention all such with similar remodeling of instruction of the present invention.
In addition, some features of exemplary embodiment of the present still can advantageously be used when the correspondence of further feature not being used.Therefore, more than description should be considered to only principle of the present invention, instruction and embodiment be described and do not limit it.

Claims (33)

1. one kind is used for bus by comprising signal wire with the method for first module interface to Unit second, comprising:
By described signal wire the first information is driven into described Unit second from described first module;
From the described signal wire of described second unit drives to cause state variation;
In described first module the described state variation of described signal wire is interpreted as having first implication, and in response from described first module with second information-driven to described signal wire;
From the described signal wire of described second unit drives to cause state variation; And
In described first module the described state variation of described signal wire is interpreted as having Secondary Meaning.
2. a computer program is contained in the computer-readable medium, and comprises the bus that is used to carry out by comprising signal wire with the programmed instruction of first module interface to the operation of Unit second, and described operation comprises:
By described signal wire the first information is driven into described Unit second from described first module;
From the described signal wire of described second unit drives to cause state variation;
In described first module the described state variation of described signal wire is interpreted as having first implication, and in response from described first module with second information-driven to described signal wire;
From the described signal wire of described second unit drives to cause state variation; And
In described first module the described state variation of described signal wire is interpreted as having Secondary Meaning.
3. one kind is used for bus by comprising signal wire with the device of first module interface to Unit second, comprise: at the driver that is coupled to described signal wire of described first module with at the receiver that is coupled to described signal wire of described first module, described driver can be operated in order to by described signal wire the first information is driven into described Unit second from described first module, and described receiver can be operated in order to receive from the state variation of the described signal wire of described second unit drives; And, be interpreted as after the described first information being driven into described Unit second from described first module, having first implication and after described second information being driven into described Unit second from described first module, have Secondary Meaning by described signal wire by described signal wire in order to described state variation with described signal wire at the controller of described first module.
4. device as claimed in claim 3, wherein said first module comprises main frame, and wherein said Unit second comprises memory card.
5. one kind is used for bus by comprising signal wire with the device of first module interface to Unit second, comprise: at the driver that is coupled to described signal wire of described first module with at the receiver that is coupled to described signal wire of described first module, described receiver can be operated in order to receive the first information by described signal wire from described Unit second, and described driver can be operated in order to the state variation with described signal wire and be driven into described Unit second; And at the controller of described first module, with so that the described state variation of described signal wire is to have first implication and to have Secondary Meaning by described signal wire after described Unit second receives second information after described Unit second receives the first information by described signal wire.
6. device as claimed in claim 5, wherein said first module comprises memory card, and wherein said Unit second comprises main frame.
7. one kind is used for by bus data being sent to the method for Unit second from first module, comprising:
Start the n blocks of data and transmit, wherein n>1;
For preceding n-1 the data block that is sent to described Unit second from described first module, control status signal that described Unit second generated with become after each data block in a described n-1 data block buffer busy/the ready state signal, when described first module can transmit next data block thereby notify described first module; And
For n the data block that is sent to described Unit second from described first module, control described status signal with after described n data block, become programming busy/the ready state signal, thereby if notify described first module that inside programming is arranged then Unit second has stopped inside programming.
8. method as claimed in claim 7, wherein said first module comprises main frame, and wherein said Unit second comprises memory module.
9. method as claimed in claim 7, wherein said first module comprises cell phone, and wherein said Unit second comprises memory card.
10. method as claimed in claim 7, wherein said first module are received in each data block described status signal afterwards in the described n data block under interrupt-driven formula operator scheme.
11. a computer program is contained in the computer-readable medium, and comprises being used to carry out by bus data are sent to the programmed instruction of the operation of Unit second from first module, described operation comprises:
Start the n blocks of data and transmit, wherein n>1;
For preceding n-1 the data block that is sent to described Unit second from described first module, control status signal that described Unit second generated with become after each data block in a described n-1 data block buffer busy/the ready state signal, when described first module can transmit next data block thereby notify described first module; And
For n the data block that is sent to described Unit second from described first module, control described status signal with after described n data block, become programming busy/the ready state signal, thereby if notify described first module that inside programming is arranged then Unit second has stopped inside programming.
12. computer program as claimed in claim 11, wherein said first module comprises main frame, and wherein said Unit second comprises memory module.
13. computer program as claimed in claim 11, wherein said first module comprises cell phone, and wherein said Unit second comprises memory card.
14. computer program as claimed in claim 11, wherein said first module are received in each data block described status signal afterwards in the described n data block under interrupt-driven formula operator scheme.
15. device that is used for data being sent to from first module Unit second by bus, comprise in order to start the controller that the n blocks of data transmits, n>1 wherein, wherein for preceding n-1 the data block that is sent to described Unit second from described first module, the described second unit controls status signal is had much to do/the ready state signal to become buffer after each data block in a described n-1 data block, and when described first module can transmit next data block thereby notify described first module; And for n the data block that is sent to described Unit second from described first module, the described status signal of described second unit controls with after described n data block, become programming busy/the ready state signal, thereby if notify described first module that inside programming is arranged then Unit second has stopped inside programming.
16. device as claimed in claim 15, wherein said first module comprises main frame, and wherein said Unit second comprises memory module.
17. device as claimed in claim 15, wherein said first module comprises cell phone, and wherein said Unit second comprises memory card.
18. device as claimed in claim 15, wherein said first module are received in each data block described status signal afterwards in the described n data block under interrupt-driven formula operator scheme.
19. one kind is used for by bus data being sent to the method for Unit second from first module, comprises:
Start the n blocks of data and transmit, wherein n>1;
For preceding n-1 the data block that is sent to described Unit second from described first module, control status signal that described Unit second generated with become after each data block in a described n-1 data block buffer busy/the ready state signal, when described first module can transmit next data block thereby notify described first module; And
After being sent to n data block of described Unit second from described first module, to described Unit second transmission stopping transmission command, and control described status signal with become programming busy/the ready state signal, thereby if notify described first module that inside programming is arranged then Unit second has stopped inside programming.
20. method as claimed in claim 19, wherein said first module comprises main frame, and wherein said Unit second comprises memory module.
21. method as claimed in claim 19, wherein said first module comprises cell phone, and wherein said Unit second comprises memory card.
22. method as claimed in claim 19, wherein said first module are received in each data block described status signal afterwards in the described n data block under interrupt-driven formula operator scheme.
23. a computer program is contained in the computer-readable medium, and comprises being used to carry out by bus data are sent to the programmed instruction of the operation of Unit second from first module, described operation comprises:
Start the n blocks of data and transmit, wherein n>1;
For preceding n-1 the data block that is sent to described Unit second from described first module, control status signal that described Unit second generated with become after each data block in a described n-1 data block buffer busy/the ready state signal, when described first module can transmit next data block thereby notify described first module; And
After being sent to n data block of described Unit second from described first module, to described Unit second transmission stopping transmission command, and control described status signal with become programming busy/the ready state signal, thereby if notify described first module that inside programming is arranged then Unit second has stopped inside programming.
24. computer program as claimed in claim 23, wherein said first module comprises main frame, and wherein said Unit second comprises memory module.
25. computer program as claimed in claim 23, wherein said first module comprises cell phone, and wherein said Unit second comprises memory card.
26. computer program as claimed in claim 23, wherein said first module are received in each data block described status signal afterwards in the described n data block under interrupt-driven formula operator scheme.
27. device that is used for data being sent to from first module Unit second by bus, comprise in order to start the controller that the n blocks of data transmits, n>1 wherein, for preceding n-1 the data block that is sent to described Unit second from described first module, the described second unit controls status signal is had much to do/the ready state signal to become buffer after each data block in a described n-1 data block, and when described first module can transmit next data block thereby notify described first module; And after being sent to n data block of described Unit second from described first module, to described Unit second transmission stopping transmission command, and control described status signal with become programming busy/the ready state signal, thereby if notify described first module that inside programming is arranged then Unit second has stopped inside programming.
28. device as claimed in claim 27, wherein said first module comprises main frame, and wherein said Unit second comprises memory module.
29. device as claimed in claim 27, wherein said first module comprises cell phone, and wherein said Unit second comprises memory card.
30. device as claimed in claim 27, wherein said first module are received in each data block described status signal afterwards in the described n data block under interrupt-driven formula operator scheme.
31. memory card, comprise the bus interface that is used for being coupled to main frame by the bus that comprises data signal line, described memory card is included in described memory card and driver that be coupled to described data signal line and at described memory card and receiver that be coupled to described data signal line, described receiver can be operated in order to receive the first information by described data signal line from described main frame, and described driver can be operated in order to the state variation with described data signal line and be driven into described main frame; Also comprise: controller, be coupled to described driver and described receiver, and can operate with so that the described state variation of described data signal line after described main frame receives the described first information, to have first implication and after described main frame receives second information, to have Secondary Meaning by described data signal line by described data signal line.
32. memory card as claimed in claim 31, wherein said bus also comprises the order data line, and wherein said controller in response to by described command signal line from least one order that described main frame receives, make the described state variation of described data signal line after described main frame receives the described first information, to have described first implication and after receiving described second information from described main frame, to have described Secondary Meaning by described data signal line by described data signal line.
33. memory card as claimed in claim 31, wherein said controller is in response to the programming that receives from described main frame, to determine the implication of the described state variation of described data signal line as follows: after described main frame receives the described first information, have described first implication and after receiving described second information from described main frame, having described Secondary Meaning by described data signal line, perhaps after described main frame receives the described first information, having described first implication and after receiving described second information from described main frame, also having described first implication by described data signal line by described data signal line by described data signal line.
CNB2005800438551A 2004-11-17 2005-11-03 Multimedia card interface method, computer program product and apparatus Active CN100527113C (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US62909804P 2004-11-17 2004-11-17
US60/629,098 2004-11-17
US11/250,711 2005-10-14

Publications (2)

Publication Number Publication Date
CN101084492A true CN101084492A (en) 2007-12-05
CN100527113C CN100527113C (en) 2009-08-12

Family

ID=38913182

Family Applications (1)

Application Number Title Priority Date Filing Date
CNB2005800438551A Active CN100527113C (en) 2004-11-17 2005-11-03 Multimedia card interface method, computer program product and apparatus

Country Status (2)

Country Link
CN (1) CN100527113C (en)
ZA (1) ZA200704397B (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2012034361A1 (en) * 2010-09-17 2012-03-22 中国银联股份有限公司 Ethernet communication system and method based on mmc/sd interface

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2012034361A1 (en) * 2010-09-17 2012-03-22 中国银联股份有限公司 Ethernet communication system and method based on mmc/sd interface
US9503309B2 (en) 2010-09-17 2016-11-22 China Unionpay Co., Ltd. Ethernet communication system and method based on MMC/SD interface

Also Published As

Publication number Publication date
CN100527113C (en) 2009-08-12
ZA200704397B (en) 2008-07-30

Similar Documents

Publication Publication Date Title
JP4843747B2 (en) Direct data transfer between slave devices
US6901457B1 (en) Multiple mode communications system
KR100919159B1 (en) Multimedia card interface method, computer program product and apparatus
KR100833176B1 (en) Efficient connection between modules of removable electronic circuit cards
US7774511B2 (en) Addressing multiple devices on a shared bus
EP2226729A1 (en) Card identification compatibility
JP2008521080A5 (en)
US7774508B2 (en) Electronic apparatus, control method thereof, host device, and control method thereof
CN111459854A (en) Method for secure digital card, flash memory controller and electronic device
US7657699B2 (en) Device and method for monitoring operation of a flash memory
US7831755B2 (en) Method and system for interfacing a plurality of memory devices using an MMC/SD protocol
US6381675B1 (en) Switching mechanism and disk array apparatus having the switching mechanism
US7840722B2 (en) Method for receiving data over an SDIO interface and device using the same
CN100527113C (en) Multimedia card interface method, computer program product and apparatus
US20070131767A1 (en) System and method for media card communication
US7447808B2 (en) Method for data transmission between an input-output card with an add-on memory card and a host system
CN101853230B (en) Pin data transmission method
CN100504826C (en) An improved interface
CN114925013A (en) CPLD-based I2C signal transparent transmission method, device and medium
KR100439030B1 (en) A controller circuit for chips which are drive by serial communication
JP2006031235A (en) Information processor, external device, host device, and communication method
CN112069085A (en) Dual mode flash memory controller and system and method for dual mode memory communication
GB2399661A (en) Universal Micro Memory Card

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
REG Reference to a national code

Ref country code: HK

Ref legal event code: DE

Ref document number: 1110971

Country of ref document: HK

C14 Grant of patent or utility model
GR01 Patent grant
REG Reference to a national code

Ref country code: HK

Ref legal event code: GR

Ref document number: 1110971

Country of ref document: HK

ASS Succession or assignment of patent right

Owner name: MEMORY TECHNOLOGIES LLC

Free format text: FORMER OWNER: NOKIA OY

Effective date: 20140708

C41 Transfer of patent application or patent right or utility model
TR01 Transfer of patent right

Effective date of registration: 20140708

Address after: Nevada

Patentee after: Memory Technologies LLC

Address before: California, USA

Patentee before: NOKIA Corp.

Effective date of registration: 20140708

Address after: California, USA

Patentee after: NOKIA Corp.

Address before: Espoo, Finland

Patentee before: NOKIA Corp.

TR01 Transfer of patent right

Effective date of registration: 20211014

Address after: 5A, 5 / F, second warehouse, China Travel Association warehouse, 1 Cheong Hang Road, Hung Hom, Kowloon, Hong Kong, China

Patentee after: Jiangbolong Electronics (Hong Kong) Co.,Ltd.

Address before: Nevada

Patentee before: Memory Technologies LLC

TR01 Transfer of patent right