CN101079667B - A processing method for performance of high-density integration chip - Google Patents
A processing method for performance of high-density integration chip Download PDFInfo
- Publication number
- CN101079667B CN101079667B CN200610081067A CN200610081067A CN101079667B CN 101079667 B CN101079667 B CN 101079667B CN 200610081067 A CN200610081067 A CN 200610081067A CN 200610081067 A CN200610081067 A CN 200610081067A CN 101079667 B CN101079667 B CN 101079667B
- Authority
- CN
- China
- Prior art keywords
- task
- performance
- transfer switch
- operating characteristics
- priority
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Landscapes
- Multi Processors (AREA)
Abstract
The invention discloses a property processing method of a high-density integrated chip, which comprises the following steps: the first step, establishing a task for every business module, selecting a task in order to operate the property shift switch, distributing the corresponding property count buffer area to all the properties in the system and initializing; the second step, judging if the task is the task of the current operation property shift switch when the inquiring property affair of a task arrives, proceeding with the third step if the task is the task of the current operation property shift switch, proceeding with the fourth step if not; the fourth step, acquiring the property value from the corresponding property count buffer area and recovering the original value of the corresponding property count buffer area, proceeding with the second step. The invention acquires the inquired property value accurately and effectively in any time in the control of a property shift switch.
Description
Technical field
The present invention relates to the optical transmission field, specifically, relate to the unified method of handling of a kind of performance of high-density integration chip
Background technology
For optical transmission SDH (Synchronous Digital Hierarchy, SDH (Synchronous Digital Hierarchy)) equipment, because the client focuses mostly in the metropolitan area of " an inch of land is an inch of gold ", so, the volume of minimizing equipment and system is to improving service quality and to reduce maintenance cost etc. very favourable, and this is all very important to operator and client.Integrated miniaturization SDH equipment arises at the historic moment in this case.
Minimizing equipment and system bulk mainly depend on microelectronic integrated and photon/photoelectronic integrated, simultaneously, also depend on the progress of software engineering, needing in the past to realize hard-wired function with software; This can not only reduce equipment volume and quantity, can also improve the intelligent level of equipment, and is more favourable to system's operation and maintenance etc.
Performance management is a critical function module of optical transmission SDH equipment, and the performance event of analyzing each business module is one of important method of correct analysis when safeguarding optical transmission SDH equipment, fault location.What handle relevant hardware with performance in the chip is respectively RAM (Random Access memory random access memory), Performance register and performance transfer switch.Write down among the RAM be from last time the operating characteristics transfer switch to current during this period of time in newly-increased performance number; Preserve the data that from RAM transfer be shifted out during the operating characteristics transfer switch last time in the Performance register; Each operating characteristics transfer switch can write corresponding Performance register with all properties value among the RAM, simultaneously the performance count zero clearing among the RAM.The handling property incident relates to an important techniques-performance and shifts, and in the time of promptly will obtaining certain performance number, by the performance transfer switch of operation appointment this performance number is transferred to corresponding performance counter register from RAM earlier.
In the past, each performance that most of chip manufacturer is adopted as each business module was provided with corresponding performance transfer switch respectively, and integrated level is obviously not high like this.Now, in order to adapt to the demand of miniaturization SDH equipment, some highly integrated chips occurred, they are highly integrated a plurality of business modules on hardware not only, and realize the unified of all properties of all business modules shifted with a performance transfer switch.
Situation for a performance transfer switch of this employing, when certain constantly during the query performance event comes of certain business module, need the inquiry performance relevant with this business module, the operating characteristics transfer switch will all be transferred to corresponding Performance register with all properties of all business modules from RAM; And when another business module query performance, chip is all transferred to corresponding Performance register with all properties of all business modules once more from RAM.During adjacent like this twice execution performance transfer operation, can't guarantee that each business module all inquired about all properties of own module, thereby can cause that the performance number of those performances of inquiry is not lost; In addition, unique performance transfer switch is used in a plurality of business module competitions, deals with improperly, is easy to cause deadlock and system's confusion.
Summary of the invention
Technical problem to be solved by this invention provides a kind of processing method for performance of high-density integration chip, guarantee that any moment of business module of the query performance value of wanting can both effectively accurately be obtained the performance number of its required inquiry under a performance transfer switch control.
For solving the problems of the technologies described above, it is as follows to the invention provides scheme:
A kind of processing method for performance of high-density integration chip, the Performance register that is used for adopting a performance transfer switch to open control all properties correspondence obtain the performance queries of business module of the high-density integration chip of performance number, comprise the steps:
Step 1: for each business module is set up a task respectively, and be inoperation performance transfer switch with each task initialization, select a pairing task of business module to come the operating characteristics transfer switch, and for all properties in the system distributes corresponding performance count buffering area, and with each performance count buffering area initialization;
Step 2: when the event comes of certain task query performance, judge whether described task is the task of current operating characteristics transfer switch, if then execution in step three, if not, then execution in step four;
Step 3: described task operating performance transfer switch, the performance number in all properties register are added in the corresponding performance count buffering area;
Step 4: described task is obtained performance number from corresponding performance count buffering area, opens the performance count buffering area that will obtain performance number and reverts to initial value, forwards step 2 to.
Method of the present invention, wherein, pairing task of business module of described selection is come the operating characteristics transfer switch, is priority when each task when identical, selects a task to come the operating characteristics transfer switch at random.
Method of the present invention, wherein, pairing task of business module of described selection is come the operating characteristics transfer switch, is that the priority of each task is different but can staticly determine priority the time, select the highest task of priority to come the operating characteristics transfer switch.
Method of the present invention, wherein, pairing task of business module of described selection is come the operating characteristics transfer switch, be each task priority difference and priority be dynamic change the time, select a task operating performance transfer switch, the priority of this task operating performance transfer switch is set to the highest simultaneously.
Method of the present invention wherein, increases following steps before step 2:
Judge whether the task of current operating characteristics transfer switch blocks, if then select another task operating performance transfer switch, up to the task operate as normal of original obstruction by former selection principle.
Method of the present invention, wherein, the initial value of described each performance count buffering area is 0 or particular value.
The method of the invention, distribute corresponding performance count buffering area by all properties that will inquire about for system, the performance number that makes the performance do not inquired about to preserve in its corresponding performance count buffering area once to inquire about this performance is the performance number of this performance in the execution performance transfer during this period of time to the end, and before this performance number is not by inquiry, can not go out the active phenomenon, more safe and reliable to system operation, thus the intelligent level of equipment improved; Handle by the task of the operation power of capability operation switch only being given a business module correspondence, be not easy to cause deadlock, also be not easy generation system confusion, improved the stability of system.
Technical problem to be solved by this invention, technical scheme main points and beneficial effect will be in conjunction with the embodiments, are further described with reference to accompanying drawing.
Description of drawings
Fig. 1 is the described processing method for performance of high-density integration chip flow chart of the embodiment of the invention.
Embodiment
With reference to Fig. 1, be the described processing method for performance of high-density integration chip of the embodiment of the invention, the Performance register that is used for adopting a performance transfer switch to open control all properties correspondence obtains the performance queries of business module of the high-density integration chip of performance number, and detailed process is as follows:
Step 101: for each business module of high-density integration chip is set up corresponding task respectively, and for each task is provided with a whether flag F lag of operating characteristics transfer switch, this mark is initialized as inoperation performance transfer switch; Then, in these tasks, select a task, have only this selected task can the operating characteristics transfer switch, and the flag F lag of the whether operating characteristics transfer switch of the task that this is selected be changed to and be;
Wherein, the selection principle of described selected task is as follows:
I) when each task priority is identical, select the operation of one of them task execution at random to the performance transfer switch;
II) when the different but priority of each task priority be static confirmable the time, then select the highest task of priority to carry out operation to the performance transfer switch;
When III) and priority each task different when each task priority is dynamic change, then select a task to carry out operation to the performance transfer switch, the priority of its execution performance transfer operation is set to the highlyest simultaneously, guarantees and can not be seized.
Step 102: all properties that need inquire about for system distributes corresponding performance count buffering area, and is 0 or a certain particular value with the performance count value initialization of each performance count buffering area;
Step 103: during the event comes of certain task query performance, whether the flag F lag of whether operating characteristics transfer switch that at first judges this task for being, if then execution in step 104, otherwise execution in step 105;
Step 104: described task operating performance transfer switch is added to corresponding performance count buffering area with the performance count value in all properties register in the high-density integration chip;
Step 105: described task is obtained the performance number that needs from corresponding performance count buffering area; Simultaneously after obtaining performance number, the performance count value of this performance in this performance count buffering area is reverted to initial setting up (0 or a certain particular value).
In addition, cause the problem that performance can't the operating characteristics transfer switch,, can provide a testing mechanism here for fear of blocking owing to the task of execution performance transfer operation.When this task has problem,, that is,, choose the transfer operation of another one task execution performance, up to original task operate as normal with the principle of above-mentioned I, II, III according to the original selection principle of system.
A kind of processing method for performance of high-density integration chip of the present invention, be not restricted to listed utilization in specification and the execution mode, it can be applied to various suitable the present invention's field fully, for those skilled in the art, can easily realize additional advantage and make amendment, therefore under the situation of the spirit and scope of the universal that does not deviate from claim and equivalency range and limited, the examples shown that the present invention is not limited to specific details, representational equipment and illustrates here and describe.
Claims (7)
1. processing method for performance of high-density integration chip, the Performance register that is used for adopting a performance transfer switch to open control all properties correspondence obtains the performance queries of business module of the high-density integration chip of performance number, it is characterized in that comprising the steps:
Step 1: for each business module is set up a task respectively, and be inoperation performance transfer switch with each task initialization, select a pairing task of business module to come the operating characteristics transfer switch, and for all properties in the system distributes corresponding performance count buffering area, and with each performance count buffering area initialization;
Step 2: when the event comes of certain task query performance, judge whether described task is the task of current operating characteristics transfer switch, if then execution in step three, if not, then execution in step four;
Step 3: described task operating performance transfer switch, the performance number in all properties register are added in the corresponding performance count buffering area;
Step 4: described task is obtained performance number from corresponding performance count buffering area, and the performance count buffering area that will obtain performance number reverts to initial value, forwards step 2 to.
2. method according to claim 1 is characterized in that: pairing task of business module of described selection is come the operating characteristics transfer switch, is priority when each task when identical, selects a task to come the operating characteristics transfer switch at random.
3. method according to claim 1, it is characterized in that: pairing task of business module of described selection is come the operating characteristics transfer switch, be that the priority of each task is different but can staticly determine priority the time, select the highest task of priority to come the operating characteristics transfer switch.
4. method according to claim 1, it is characterized in that: pairing task of business module of described selection is come the operating characteristics transfer switch, be each task priority difference and priority be dynamic change the time, select a task operating performance transfer switch, the priority of this task operating performance transfer switch is set to the highest simultaneously.
5. according to the described method of arbitrary claim in the claim 2 to 4, it is characterized in that: before step 2, increase following steps:
Judge whether the task of current operating characteristics transfer switch blocks, if then select another task operating performance transfer switch by former selection principle.
6. method according to claim 1 is characterized in that: the initial value of described each performance count buffering area is 0.
7. method according to claim 1 is characterized in that: the initial value of described each performance count buffering area is a particular value.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN200610081067A CN101079667B (en) | 2006-05-23 | 2006-05-23 | A processing method for performance of high-density integration chip |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN200610081067A CN101079667B (en) | 2006-05-23 | 2006-05-23 | A processing method for performance of high-density integration chip |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN101079667A CN101079667A (en) | 2007-11-28 |
| CN101079667B true CN101079667B (en) | 2010-05-12 |
Family
ID=38906925
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN200610081067A Active CN101079667B (en) | 2006-05-23 | 2006-05-23 | A processing method for performance of high-density integration chip |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN101079667B (en) |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1113670A (en) * | 1993-08-27 | 1995-12-20 | L.M.埃利克逊电话股份有限公司 | Feature interaction manager |
| EP0908040A1 (en) * | 1996-06-26 | 1999-04-14 | Level One Communications, Inc | Scalable high performance switch element for a shared memory packet or atm cell switch fabric |
| CN1226773A (en) * | 1997-12-31 | 1999-08-25 | 深圳市华为技术有限公司 | System communication control device for synchronous digit transferring arrangement |
| KR20010070944A (en) * | 1999-12-07 | 2001-07-28 | 이계철 | Method for monitoring telecommunication network performance based on web corresponding to change database structure |
-
2006
- 2006-05-23 CN CN200610081067A patent/CN101079667B/en active Active
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1113670A (en) * | 1993-08-27 | 1995-12-20 | L.M.埃利克逊电话股份有限公司 | Feature interaction manager |
| EP0908040A1 (en) * | 1996-06-26 | 1999-04-14 | Level One Communications, Inc | Scalable high performance switch element for a shared memory packet or atm cell switch fabric |
| CN1226773A (en) * | 1997-12-31 | 1999-08-25 | 深圳市华为技术有限公司 | System communication control device for synchronous digit transferring arrangement |
| KR20010070944A (en) * | 1999-12-07 | 2001-07-28 | 이계철 | Method for monitoring telecommunication network performance based on web corresponding to change database structure |
Non-Patent Citations (2)
| Title |
|---|
| 王竑, 王占河.SDH传输网性能管理功能研究.无线电工程28 06.1998,28(06),全文. |
| 王竑, 王占河.SDH传输网性能管理功能研究.无线电工程28 06.1998,28(06),全文. * |
Also Published As
| Publication number | Publication date |
|---|---|
| CN101079667A (en) | 2007-11-28 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN100407648C (en) | Shared resources in a multi manager environment | |
| US20130028090A1 (en) | Router and chip circuit | |
| US10250958B2 (en) | Optical network-on-chip, optical router, and signal transmission method | |
| CN101156365B (en) | Data forwarding method and network element used for the same | |
| CN101710901A (en) | Distributed type storage system having p2p function and method thereof | |
| US20100083259A1 (en) | Directing data units to a core supporting tasks | |
| CN102150134A (en) | Method and system for sharing performance data between different information technology product/solution deployments | |
| US20160378548A1 (en) | Hybrid heterogeneous host system, resource configuration method and task scheduling method | |
| CN102263701A (en) | Queue regulation method and device | |
| TW202101234A (en) | Control method of memory system and memory system | |
| CN107209716A (en) | Memory management apparatus and method | |
| CN101053225A (en) | Electronic device and method of communication resource allocation | |
| CN102223299A (en) | Method and system for managing bandwidth resources between tunnels | |
| CN110661652B (en) | Internet equipment connection and data forwarding processing method | |
| CN101079667B (en) | A processing method for performance of high-density integration chip | |
| CN104796336A (en) | Methods and devices for configuring and issuing Open Flow items | |
| US10782914B2 (en) | Buffer systems and methods of operating the same | |
| CN104821957A (en) | Implementation method, device and system of BFD state machine | |
| CN101166099B (en) | Distributed multi-core network device and cable card board | |
| CN101159595A (en) | Automatically discovering method of variable mode veneer | |
| CN102843247A (en) | Method and system for concurrently processing network element message | |
| CN102542368A (en) | Cache system access method and device | |
| US20080089352A1 (en) | Buffered crossbar switch | |
| US9582462B2 (en) | Computer system and method for sharing computer memory | |
| CN103595639A (en) | Multicast forwarding table item processing method and device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| ASS | Succession or assignment of patent right |
Owner name: ELECTRIC POWER RESEARCH INSTITUTE, STATE GRID XINJ Free format text: FORMER OWNER: GUANGDONG HUABO ENTERPRISE MANAGEMENT CONSULTING CO., LTD. Effective date: 20141126 Owner name: GUANGDONG HUABO ENTERPRISE MANAGEMENT CONSULTING C Free format text: FORMER OWNER: ZTE CORPORATION Effective date: 20141126 |
|
| C41 | Transfer of patent application or patent right or utility model | ||
| COR | Change of bibliographic data |
Free format text: CORRECT: ADDRESS; FROM: 518057 SHENZHEN, GUANGDONG PROVINCE TO: 510640 GUANGZHOU, GUANGDONG PROVINCE Free format text: CORRECT: ADDRESS; FROM: 510640 GUANGZHOU, GUANGDONG PROVINCE TO: 830011 URUMQI, XINJIANG UYGUR AUTONOMOUS REGION |
|
| TR01 | Transfer of patent right |
Effective date of registration: 20141126 Address after: 830011, 66, lane two, Changchun Middle Road, the Xinjiang Uygur Autonomous Region hi tech Industrial Development Zone (new urban area), Urumqi Patentee after: ELECTRIC POWER SCIENCES RESEARCH INSTITUTE OF STATE GRID XINJIANG ELECTRIC POWER Co. Address before: 510640 Guangdong city of Guangzhou province Tianhe District gold Yinglu No. 1 was 1106 room two Patentee before: GUANGDONG HUABO ENTERPRISE MANAGEMENT CONSULTING Co.,Ltd. Effective date of registration: 20141126 Address after: 510640 Guangdong city of Guangzhou province Tianhe District gold Yinglu No. 1 was 1106 room two Patentee after: GUANGDONG HUABO ENTERPRISE MANAGEMENT CONSULTING Co.,Ltd. Address before: 518057 Nanshan District high tech Industrial Park, Guangdong, South Road, science and technology, ZTE building, legal department Patentee before: ZTE Corp. |