CN101055356A - Data driven chip and LCD employing same - Google Patents
Data driven chip and LCD employing same Download PDFInfo
- Publication number
- CN101055356A CN101055356A CN 200610060274 CN200610060274A CN101055356A CN 101055356 A CN101055356 A CN 101055356A CN 200610060274 CN200610060274 CN 200610060274 CN 200610060274 A CN200610060274 A CN 200610060274A CN 101055356 A CN101055356 A CN 101055356A
- Authority
- CN
- China
- Prior art keywords
- analog converter
- digital analog
- digital
- multiplexer
- signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Landscapes
- Liquid Crystal Display Device Control (AREA)
Abstract
The invention relates to a data driving chip which comprises a multiplexer, a first D/A converter and a second D/A converter. The multiplexer can incept outside time division multiplexing signal and disassemble the signal into a first signal and a second signal, and also respectively convey the signal to the first D/A converter and the second D/A converter. The first signal is converted into a gamma analog voltage for the second D/A converter by the first D/A converter, and the second signal is converted into the analog voltage for outputting by the second D/A converter according to the gamma analog voltage. The data driving chip of the invention using for the LCD device can predigest the fabrication technology. The invention also provides a LCD device which uses the data driving chip.
Description
[technical field]
The present invention relates to a kind of data driving chip and adopt the LCD of this data driving chip.
[background technology]
At present, LCD has replaced conventional cathode ray tube (the Cathode Ray Tube that is used for counter gradually, CRT) display, and, because characteristics such as the liquid crystal display utensil is light, thin, little, make its be fit to very much be applied to desktop PC, personal digital assistant (Personal Digital Assistant, PDA), portable phone, TV and multiple office automation and audio-visual equipment.
The LCD 10 that a kind of prior art discloses as shown in Figure 1, it comprises a main control board 11, a grid drive chip 12, a data driving chip 13, a display panels 14 and a flexible printed wiring board (Flexible Printed Circuit, FPC) 15.This main control board 11 provides signal for this grid drive chip 12 and this data driving chip 13.This grid drive chip 12 and this data driving chip 13 are arranged on this display panels 14, it adopts glass flip chip encapsulation technology (Chip On Glass, COG), by anisotropic conductive film (Anisotropic Conductive Film, ACF) be connected to display panels 14, to provide shows signal to this display panels 14.This main control board 11 is connected by this flexible printed wiring board 15 with this grid drive chip 12 and this data driving chip 13.
Seeing also Fig. 2, is the synoptic diagram of this data driving chip 13.This data driving chip 13 comprises a digital analog converter (D/A Converter) 131.This digital analog converter 131 is used for this RGB data image signal being converted into simulating signal and exporting this display panels 14 to.This digital analog converter 131 comprises a digital input interface 133, an analog input interface 134 and a simulation output interface 135.This digital input interface 133 is used to receive data image signal, this analog input interface 134 is used for receiving the simulation gamma voltage signal, this simulation gamma voltage signal is used to control the changing voltage of this digital analog converter 131, the GTG of the picture signal of i.e. this data driving chip 13 outputs, this display panels 14 of these simulation output interface 135 output analog picture signals.
Therefore, this digital analog converter 131 is packaged in this data driving chip 13, this digital input interface 133, this analog input interface 134 and this simulation output interface 135 all are packaged in this data driving chip 13 with pin mode, to be connected with this main control board 11 and this display panels 14, make that the number of pins of this data driving chip 13 is more, further make the winding displacement and the number of pins of this flexible printed wiring board 15 increase, and pin too much make the manufacturing process difficulty of this LCD 10.
[summary of the invention]
For solving the problem of above-mentioned process for manufacturing liquid crystal display difficulty, be necessary to provide a kind of data driving chip that reduces the process for manufacturing liquid crystal display difficulty.
Also be necessary to provide a kind of LCD that adopts this data driving chip.
A kind of data driving chip, it comprises a multiplexer, one first digital analog converter and one second digital analog converter, this multiplexer is connected with this first digital analog converter and this second digital analog converter respectively, this multiplexer can receive outside time multiplexing signal and this time multiplexing signal is decomposed into first signal and secondary signal, and be sent to this first digital analog converter and this second digital analog converter respectively, this first digital analog converter is connected with this second digital analog converter, this first digital analog converter is the required gamma aanalogvoltage of this second digital analog converter with this first conversion of signals, and this second digital analog converter is converted to analog picture signal output according to this gamma aanalogvoltage with this secondary signal.
A kind of LCD, it comprises: a display panels; One main control board; The one scan chip for driving, it is connected with this display panels and this main control board respectively; One data driving chip, it comprises a multiplexer, one first digital analog converter and one second digital analog converter, this multiplexer links to each other with this main control board, first digital analog converter and this second digital analog converter respectively, this first digital analog converter is connected to this second digital analog converter, and this second digital analog converter is connected to this display panels.
Compared to prior art, further comprise this multiplexer and this first digital analog converter in the above-mentioned data driving chip, make and digital picture chrominance signal and this numeral gamma signal time-sharing multiplex can be sent to this data driving chip, thereby need not simulation gamma voltage input pin be set for this second digital analog converter on this data driving chip, thereby reduced the pin of this data driving chip outside, also can reduce the winding displacement and the number of pins of the flexible printed wiring board of the LCD that adopts this data drive chip, thereby make that the process for manufacturing liquid crystal display of this data drive chip of employing is simple.
In like manner, above-mentioned LCD adopts above-mentioned data driving chip, and manufacturing process is simple.
[description of drawings]
Fig. 1 is the synoptic diagram of the LCD of prior art.
Fig. 2 is the synoptic diagram of data driving chip shown in Figure 1.
Fig. 3 is the synoptic diagram of LCD of the present invention.
Fig. 4 is the synoptic diagram of data driving chip shown in Figure 3.
Fig. 5 is the sequential chart of the signal of this data driving chip.
[embodiment]
Seeing also Fig. 3, is the synoptic diagram of the LCD of the present invention's one better embodiment.This LCD 20 comprises a main control board 21, a grid drive chip 22, a data driving chip 23, a display panels 24 and a flexible printed wiring board 25.This main control board 21 provides signal for this grid drive chip 22 and this data driving chip 23.This grid drive chip 22 and this data driving chip 23 are arranged on this display panels 24, and it adopts the glass flip chip encapsulation technology, are connected to display panels 24 by anisotropic conductive film, to provide shows signal to this display panels 24.This main control board 21 is connected by this flexible printed wiring board 25 with this grid drive chip 22 and this data driving chip 23.
Seeing also Fig. 4, is the synoptic diagram of this data driving chip 23.This data driving chip 23 comprises a multiplexer (Mutiplexer) 31, one first digital analog converter 32 and one second digital analog converter 33.This multiplexer 31 comprises a data bus input interface 311, one first output interface 312 and one second output interface 313.This first digital analog converter 32 comprises one first digital input interface 321 and one first simulation output interface 322.This second digital analog converter 33 comprises one second digital input interface 331, one second analog input interface 332 and one second simulation output interface 333.These multiplexer 31 first output interfaces 312 are connected with first digital input interface 321 of this first digital analog converter 32, and second output interface 313 of this multiplexer 31 is connected with second digital input interface 331 of this second digital analog converter 33.These first digital analog converter, 32 first simulation output interfaces 322 are connected with the second analog input interface 332 of this second digital analog converter 33.The second simulation output interface 333 of this second digital analog converter 33 is connected with this display panels 24.The picture signal bus interface 311 of this multiplexer 31 is connected with this main control board 21.This multiplexer 31, this first digital analog converter 32 and this second digital analog converter 33 all are packaged in this data driving chip 23.This data bus input interface 311 and this second simulation output interface 333 all are arranged at this data driving chip 23 with pin mode, to be connected with this main control board 21 and this display panels 24.
Seeing also Fig. 5, is the signal timing diagram of this LCD 20.Fig. 5 (A) is the signal schematic representation of this picture signal bus, and Fig. 5 (B) is the signal schematic representation of this second output interface 313, and Fig. 5 (C) is the signal schematic representation of this first output interface 312.The signal that this picture signal bus interface 311 receives is to utilize the image color signal of digital format of same bus time-sharing multiplex and the gamma signal of digital format.These two kinds of signals are decomposed into digital picture chrominance signal and digital gamma signal shown in signal C shown in signal B through this multiplexer 31.This numeral gamma signal is sent to this first digital analog converter 32 through this first output interface 312 and this first digital input interface 321, be converted to the simulation gamma voltage signal through this first digital analog converter 32, and be sent to this second digital analog converter 33 by this first simulation output interface 322 and this second analog input interface 332.This image color signal is sent to this second digital analog converter 33 through this first output interface 312 and this second digital input interface 331, this second digital analog converter 33 is the analog image chrominance signal according to this simulation gamma voltage with this image color conversion of signals, and is sent to this display panels 24 by this second simulation output interface 333.
Compared to prior art, further comprise this multiplexer 31 and this first digital analog converter 32 in the data driving chip 23 of LCD of the present invention, make this main control board 21 digital picture chrominance signal and this numeral gamma signal time-sharing multiplex can be sent to this data driving chip 23 by same bus, thereby these data driving chip 23 outsides need not be provided with simulation gamma voltage input pin for this second digital analog converter 33, thereby reduced the pin of these data driving chip 23 outsides, also can reduce the winding displacement and the number of pins of this flexible printed wiring board, thereby make that the manufacturing process of this LCD 20 is simple.
Claims (9)
1. data driving chip, it comprises one second digital analog converter, it is characterized in that: it further comprises a multiplexer and one first digital analog converter, this multiplexer can receive outside time multiplexing signal and this time multiplexing signal is decomposed into first signal and secondary signal, and be sent to this first digital analog converter and this second digital analog converter respectively, this first digital analog converter is the required gamma aanalogvoltage of this second digital analog converter with this first conversion of signals, and this second digital analog converter is converted to analog picture signal output according to this gamma aanalogvoltage with this secondary signal.
2. data driving chip as claimed in claim 1 is characterized in that: this multiplexer links to each other with this first digital analog converter and this second digital analog converter respectively, and this first digital analog converter is connected to this second digital analog converter.
3. data driving chip as claimed in claim 2, it is characterized in that: this multiplexer comprises a data bus signal interface, one first output interface and one second output interface, this first digital analog converter comprises one first digital input interface and one first analog input interface, this second digital analog converter further comprises one second digital input interface, one second analog input interface and one second simulation output interface, first output interface of this multiplexer is connected with first digital input interface of this first digital analog converter, second output interface of this multiplexer is connected with second digital output interface of this second digital analog converter, and the first simulation output interface of this first digital analog converter is connected with the second analog input interface of this second digital analog converter.
4. data driving chip as claimed in claim 3, it is characterized in that: this multiplexer, this first digital analog converter and this second digital analog converter all are packaged in this data driving chip, and the second simulation output interface of the picture signal bus interface of this multiplexer and this second digital analog converter is arranged at this data driving chip with pin mode.
5. LCD, it comprises:
One display panels;
One main control board;
The one scan chip for driving, it is connected with this display panels and this main control board respectively;
One data driving chip, it comprises one second digital analog converter,
It is characterized in that: this data driving chip further comprises a multiplexer and one first digital analog converter, this multiplexer links to each other with this main control board, first digital analog converter and this second digital analog converter respectively, this first digital analog converter is connected to this second digital analog converter, and this second digital analog converter is connected to this display panels.
6. LCD as claimed in claim 5, it is characterized in that: this multiplexer can receive outside time multiplexing signal and this time multiplexing signal is decomposed into first signal and secondary signal, and be sent to this first digital analog converter and this second digital analog converter respectively, this first digital analog converter is the required gamma aanalogvoltage of this second digital analog converter with this first conversion of signals, and this second digital analog converter is converted to analog picture signal according to this gamma aanalogvoltage with this secondary signal and exports this display panels to.
7. LCD as claimed in claim 5, it is characterized in that: this multiplexer comprises a data bus signal interface, one first output interface and one second output interface, this first digital analog converter comprises one first digital input interface and one first analog input interface, this second digital analog converter further comprises one second digital input interface, one second analog input interface and one second simulation output interface, first output interface of this multiplexer is connected with first digital input interface of this first digital analog converter, second output interface of this multiplexer is connected with second digital output interface of this second digital analog converter, and the first simulation output interface of this first digital analog converter is connected with the second analog input interface of this second digital analog converter.
8. LCD as claimed in claim 7, it is characterized in that: this multiplexer, this first digital analog converter and this second digital analog converter all are packaged in this data driving chip, and this picture signal bus interface, this second simulation output interface are arranged at this data driving chip with pin mode.
9. LCD as claimed in claim 5 is characterized in that: this grid drive chip and this data driving chip are to adopt glass overgrowth encapsulation technology to be arranged on this display panels.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB2006100602745A CN100529850C (en) | 2006-04-12 | 2006-04-12 | Data driven chip and LCD employing same |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB2006100602745A CN100529850C (en) | 2006-04-12 | 2006-04-12 | Data driven chip and LCD employing same |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN101055356A true CN101055356A (en) | 2007-10-17 |
| CN100529850C CN100529850C (en) | 2009-08-19 |
Family
ID=38795278
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CNB2006100602745A Expired - Fee Related CN100529850C (en) | 2006-04-12 | 2006-04-12 | Data driven chip and LCD employing same |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN100529850C (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102646403A (en) * | 2012-04-26 | 2012-08-22 | 深圳市华星光电技术有限公司 | Liquid crystal display driving module, liquid crystal display device and driving method |
| CN109859684A (en) * | 2017-11-30 | 2019-06-07 | 乐金显示有限公司 | Display device and its interface method |
-
2006
- 2006-04-12 CN CNB2006100602745A patent/CN100529850C/en not_active Expired - Fee Related
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102646403A (en) * | 2012-04-26 | 2012-08-22 | 深圳市华星光电技术有限公司 | Liquid crystal display driving module, liquid crystal display device and driving method |
| CN109859684A (en) * | 2017-11-30 | 2019-06-07 | 乐金显示有限公司 | Display device and its interface method |
Also Published As
| Publication number | Publication date |
|---|---|
| CN100529850C (en) | 2009-08-19 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US8289258B2 (en) | Liquid crystal display | |
| CN101887197B (en) | Liquid crystal display | |
| KR100613325B1 (en) | Driving apparatus and display module | |
| CN100498443C (en) | Liquid crystal display device and a method for driving the same | |
| US8237648B2 (en) | Liquid crystal display device having a single source printed circuit board | |
| US20190012978A1 (en) | Display apparatus and driving method thereof | |
| US8633883B2 (en) | Liquid crystal display | |
| KR20020039897A (en) | Liquid crystal display device | |
| KR20090129709A (en) | Back-light assembly and display apparatus having the same | |
| JP2002351344A (en) | Plane display controller | |
| CN101458906B (en) | Liquid crystal display | |
| KR101696458B1 (en) | Liquid crystal display | |
| KR101633103B1 (en) | Liquid crystal display device | |
| KR100350650B1 (en) | Liquid crystal display device | |
| CN1897671A (en) | Synchronous-outputting interface module of video-signal multi-display equipment | |
| CN100529850C (en) | Data driven chip and LCD employing same | |
| CN1432990A (en) | Data transmission device and method | |
| CN101540146A (en) | Liquid crystal display driving device with interface conversion function | |
| CN101635133A (en) | Liquid crystal display device and pixel driving method | |
| US7436335B2 (en) | Data driver and liquid crystal display having the same | |
| CN102254524B (en) | Apparatus and method for displaying image characteristics of a second display on a first display | |
| KR101588897B1 (en) | Liquid crystal display device | |
| CN1877682A (en) | Liquid crystal display device and its drive method | |
| KR101407312B1 (en) | Display device | |
| KR101629515B1 (en) | Liquid crystal display |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20090819 Termination date: 20180412 |
|
| CF01 | Termination of patent right due to non-payment of annual fee |