CN100561327C - A kind of autofocus controlling apparatus - Google Patents
A kind of autofocus controlling apparatus Download PDFInfo
- Publication number
- CN100561327C CN100561327C CNB200810054828XA CN200810054828A CN100561327C CN 100561327 C CN100561327 C CN 100561327C CN B200810054828X A CNB200810054828X A CN B200810054828XA CN 200810054828 A CN200810054828 A CN 200810054828A CN 100561327 C CN100561327 C CN 100561327C
- Authority
- CN
- China
- Prior art keywords
- interface
- chip
- digital video
- video signal
- fpga
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Landscapes
- Automatic Focus Adjustment (AREA)
- Studio Devices (AREA)
Abstract
A kind of autofocus controlling apparatus is made up of digital video signal input interface, power interface (3), circuit board, optical lens connecting interface (10), optical lens (13), VGA output interface (9) and shell (11).It is characterized in that being equipped with on the shell digital video signal interface (1) that meets the CCIR601 standard, the digital video signal interface (2) that meets the CCIR656 standard, power interface (3), function button (12), optical lens connecting interface (10) and VGA signal output interface (9), on the circuit board in the shell fpga chip (4), FPGA configuring chip (5), SDRAM memory chip (6), D/A conversion chip (7) and signal amplification circuit (8) are installed.It is simple that the present invention has a hardware circuit, have focusing speed fast, focus on advantages such as accurate.
Description
Technical field
The present invention relates to a kind of autofocus controlling apparatus of integrated digital video camera and digital camera.
Background technology
Focusing is the refraction action by optical lens, and scenery light is accumulated in over against the photosensitive region of the image sensor surface of camera lens central authorities, makes exposure image process more clearly.If poor focusing, image will seem very fuzzy.Focusing is by the determining positions of front and back corrective lens, and the corrective lens position focuses on motor by control and realizes.
Method of focusing has two kinds, and a kind of is manual corrective lens position, is referred to as Manual focusing; A kind of is that circuit or program by imaging device inside detects and calculate, and according to the automatic corrective lens of testing result position, is called automatic focus.Along with modern imaging system develops to intelligentized direction gradually, the automatic focus technology has become a requisite part in the imaging system.
It is relevant with the radio-frequency component of image to judge whether image focuses on, when focusing on fully, and clear picture, the high fdrequency component that comprises marginal information is maximum.Traditional automatic focus is simulation automatic focus, promptly carry out filtering by analog video signal to the output of imageing sensor external member, extract the high fdrequency component of reflection image definition and output to singlechip controller, single-chip microcomputer is by regulating the rotation that focuses on stepper motor, make image high fdrequency component value maximum, image reaches clear state, thereby realizes the automatic focus of image.This focalizer hardware circuit is complicated.Along with the development of digital technology, the application of analog focus method in products such as digital camera, digital camera has been subjected to certain restriction.
Summary of the invention
The purpose of this invention is to provide a kind of hardware circuit simple, use digital technology to carry out self-focusing control device.
The present invention is based on the image auto-focusing control device of field programmable gate array (FPGA), after adopting fpga chip that the input digit video image is carried out the two-dimensional wavelet transformation decomposition, the high fdrequency component of extraction level and vertical direction, obtain the focus function value of current field picture, judge the comparative result of adjacent two focus function values, in FPGA behind the search strategy module analysis, fpga chip is directly exported to drive and is focused on the pulse signal that stepper motor rotates, make the focus function value maximum of present image, then present image is the most clear, thereby realized the automatic focus of image, for the ease of the subjective assessment focusing effect, fpga chip inside has added VGA display controller module, utilize monolithic SDRAM memory chip as frame buffer, can convert the CCIR601 of input or the digital video signal of CCIR656 standard to the VGA form, the digital rgb signal of fpga chip output converts the analog rgb signal to through the D/A converter chip, and output to the VGA signal output interface with the capable field sync signal of FPGA output, can on the VGA display, show the video image of importing in real time by the VGA signal output interface.Simultaneously, by analysis, can realize the automatic control of aperture in the optical lens to a field picture average brightness value.
The present invention is made up of digital video signal input interface, power interface, circuit board, optical lens connecting interface, optical lens, VGA signal output interface and shell.It is characterized in that being equipped with on the shell CCIR601 standard digital video signal interface, CCIR656 standard digital video signal interface, power interface, function button, camera lens connecting interface, VGA signal output interface and optical lens, on the circuit board in the shell fpga chip, FPGA configuring chip, SDRAM memory chip, D/A conversion chip and signal amplification circuit are installed.
Fpga chip is connected to CCIR601 standard digital video signal interface, CCIR656 standard digital video signal interface, FPGA configuring chip, SDRAM memory chip, D/A conversion chip, signal amplification circuit and function button respectively by the circuit board upper conductor, the D/A conversion chip is connected to the VGA signal output interface by the circuit board lead, the output of signal amplification circuit is connected to the camera lens connecting interface by the circuit board upper conductor, function button is connected to fpga chip by lead, by the power interface external direct current power supply.
CCIR601 standard digital video signal interface and CCIR656 standard digital video signal interface are connected to fpga chip respectively by the circuit board upper conductor, select the form of input signal by the input signal selection key in the function button, be defaulted as CCIR601 standard digital vision signal, after FPGA analyzes the digital video signal of input, output drives the pulse signal that focuses on stepper motor, and the pulse signal of fpga chip output reloads on the stepper motor after need amplifying through signal amplification circuit.Fpga chip utilizes monolithic SDRAM memory chip as frame buffer simultaneously, convert the PAL vision signal of input to the VGA form, convert the analog rgb signal to through D/A converter, and output to the VGA signal output interface, then can show the image of input in real time, be convenient to the subjective assessment focusing effect like this by external VGA display." automatic focus " button in the button can begin to carry out image auto-focusing, and " focusing on far away " and " focusing near " button can be realized the manual focusing of image.
Aforesaid fpga chip can adopt XC2S100E, XC2S150E, XC2S200E, XC2S300E, XC2S400E, XC2S600E, XC3S200, XC3S400, XC3S1000, XC3S1500, XC3S2000, XC3S4000, XC3S5000, XC3S100E, XC3S250EXC3S500E, XC3S1200E or XC3S1600E etc.
Aforesaid FPGA configuring chip can adopt XCF01S, XCF02S, XCF04S, M25P20, M25P40, AT45DB011B, AT45DB011D, AT45DB021B, AT45021D, AT45DB041B or AT45041D etc.
Aforesaid SDRAM memory chip can adopt HY57V641620, HY57V643220, HY57V281620, HY57V283220, KM416S4020B, KM416S4030B, KM416S4030C or MT48LC4M16A2 etc.
Aforesaid D/A conversion chip can adopt ADV7123, ADV7125, CS7123, CS7123L or HI1178 etc.
Aforesaid VGA output interface adopts DB15 pin VGA standard interface.
Aforesaid button keyboard adopts 4 buttons to form key boards, and 4 keypress functions are allocated as follows: and input selections/automatic focus/focusings is far away/and focusing is closely.
Technical solution of the present invention is: connect external dc power to power interface, fpga chip reads configuration code from the FPGA configuring chip, then from the digital video signal of input, extract luminance signal and row, field sync signal also outputs to the automatic focus module and the auto iris module, simultaneously digital video signal is input to VGA display controller module, the automatic focus module has realized the automatic focus of image, the auto iris module has realized the auto iris control of camera lens according to the average luminance information of present image, the display controller module utilizes outside SDRAM memory chip as frame buffer, converts the PAL vision signal of importing to the VGA form.
After the automatic focus module is carried out the two-dimensional wavelet transformation decomposition to the image of importing in the fpga chip, the high fdrequency component of extraction level and vertical direction, adopt certain auto-focusing algorithm, obtain focus function value when the front court, and obtain the comparative result of adjacent two focus function value, if when the focus function value of front court focus function value greater than the front court, then show when the front court more clear than previous field, otherwise then opposite.The search strategy module is according to the comparative result of the focus function value of working as front court and previous field in the fpga chip, control the rotation direction that focuses on stepper motor, the step motor drive module produces to drive and focuses on the rotation that the required pulse signal of stepper motor comes the control step motor in the fpga chip, until focus function value maximum when the front court, thereby can realize the automatic focus of image, after the pulse signal of the driving focusing stepper motor of fpga chip output carries out the electric current amplification of signal through signal amplification circuit, output to the optical lens connecting interface, the pulse signal of the driving lens aperture of fpga chip output also after signal amplification circuit carries out the electric current amplification of signal, outputs to the optical lens connecting interface.
Advantage of the present invention is as follows:
1. hardware circuit of the present invention is simple and since fpga chip at system programmable, software upgrading is convenient in system.
2. VGA display controller module that the present invention is integrated can convert the PAL vision signal of input to the VGA form, thereby can show the video image of input in real time on the VGA display terminal, is convenient to the subjective assessment focusing effect.
3. the present invention is integrated VGA display controller module and auto iris module can be applicable to the design of integrated camera.
4. after the present invention adopts fpga chip that the image of importing is carried out the two-dimensional wavelet transformation decomposition, extract the level and vertical high fdrequency component of image, because to asking the focus function value according to entire image information, it is more accurate to focus on, it is wide to conform.
5. the present invention adopts fpga chip directly to export and drives the pulse signal that focuses on stepper motor, and focusing speed is fast.
Description of drawings
Fig. 1 is an inner structure synoptic diagram of the present invention;
Fig. 2 is an external structure synoptic diagram of the present invention;
Fig. 3 is a fpga chip circuit diagram of the present invention;
Fig. 4 is a FPGA configuring chip circuit diagram of the present invention;
Fig. 5 is a SDRAM memory chip circuit diagram of the present invention;
Fig. 6 is a D/A conversion chip circuit diagram of the present invention;
Fig. 7 is a FPGA inner function module of the present invention;
Fig. 8 is the sub-function module of the inner automatic focus module of FPGA of the present invention;
Fig. 9 is the two-dimensional wavelet transformation exploded view that the present invention uses.
As shown in the figure, the 1st, CCIR601 standard digital video signal input interface, the 2nd, CCIR656 standard digital video signal input interface, the 3rd, power interface, the 4th, fpga chip, the 5th, FPGA configuring chip, the 6th, SDRAM memory chip, the 7th, the D/A conversion chip, the 8th, signal amplification circuit, the 9th, VGA signal output interface, the 10th, camera lens connecting interface, the 11st, shell, the 12nd, button, the 13rd, optical lens, ch are represented horizontal high frequency coefficient matrix, cv represents the vertical high frequency matrix of coefficients, and cd represents diagonal angle high frequency coefficient matrix.
Embodiment
CCIR601 standard digital video signal interface 1, CCIR656 standard digital video signal interface 2, power interface 3, function button 12, camera lens connecting interface 10, VGA signal output interface 9 and optical lens 13 are housed on the shell 11, on the circuit board in the shell 11 fpga chip 4, FPGA configuring chip 5, SDRAM memory chip 6, D/A conversion chip 7 and signal amplification circuit 8 are installed.
Video signal input interface 1 input CCIR601 standard digital vision signal comprises line synchronizing signal, field sync signal, pixel clock signal and 16 YUV (4:2:2) formatted data signal.Video signal input interface 2 input CCIR656 standard digital vision signals comprise pixel clock signal and 8 bit data signals.
The digital video signal of 4 pairs of inputs of fpga chip at first carries out format identification, when the CCIR656 standard digital vision signal of video data input interface 2 inputs is handled, fpga chip 4 at first extracts the row field sync signal from 8 bit data signals, and by the string and modular converter convert thereof into 16 bit digital YUV (4:2:2) format signals, follow-up processing mode is with to be input as CCIR601 standard digital vision signal processing mode identical, luminance signal and row, field sync signal outputs to automatic focus module and the auto iris module in the fpga chip, and digital video signal outputs to the VGA display control module with the row field sync signal.
Fpga chip 4 inner auto-focus function modules are divided into focusing algorithm, search strategy and step motor drive module.The focusing algorithm module is at first carried out the two-dimensional wavelet transformation decomposition to the image of input, extracts the high fdrequency component of level and vertical direction, focuses on evaluation function and is described as:
F＝(|ch|+|cv|)
3
Wherein, ch, cv represent horizontal high frequency coefficient matrix and vertical high frequency matrix of coefficients respectively.
When clear picture, the focusing evaluation function value maximum of image.The focusing algorithm module calculates the focus function value of current field picture and compares with previous field focus function value, if work as front court focus function value greater than previous field focus function value, then export high level ' 1 ' to the search strategy module, show when the front court more clear than previous field; If work as front court focus function value less than previous field focus function value, then output low level ' 0 ' is to the search strategy module, show when the front court fuzzyyer than previous field, the focus function value curve of the focusing algorithm correspondence that the present invention is used as shown in figure 10, the relative position of the corresponding stepper motor of horizontal ordinate wherein, the focus function value of ordinate correspondence image.
The focus function value comparative result of search strategy module collectiong focusing algoritic module output, if received signal is ' 1 ', it is more clear than previous field then to show when the front court, drive stepping motor is rotated further in the same direction; If received signal be ' 0 ', show that then to work as the front court fuzzyyer than previous field, drive stepping motor is rotated in the opposite direction.
The present invention uses the focusing stepper motor of optical lens to be the two-phase bipolar stepping motor, and this motor adopts the two-phase excitation mode, its state variation such as following table:
| |
1 | 2 | 3 | 4 |
| A+ | L | H | H | L |
| A- | H | L | L | H |
| B+ | L | L | H | H |
| B- | H | H | L | L |
Wherein, A and-A represents A phase winding anode and negative terminal power bridge control signal respectively; B and-B represents B phase winding anode and negative terminal power bridge control signal respectively.
Variation between above-mentioned any one adjacent states, stepper motor rotates a step angle, promptly moves to move a step.So the step number that can come control step motor accurately to move by the number that changes between state of a control, thereby the accurately rotation of control step motor.
The mean flow rate that auto iris module among the FPGA is obtained a field picture according to digital luminance signal and row, the field sync signal of reception, if mean flow rate is greater than a certain setting range, then produce the pwm signal that drives the lens aperture direct current generator, stop opening in the camera lens is dwindled, until when the mean flow rate of front court in preset range; If mean flow rate is less than a certain scope, then produce the pwm signal that drives the lens aperture direct current generator, make the stop opening expansion in the camera lens, until when the mean flow rate of front court in preset range, thereby can realize the auto iris control of camera lens.
Drive and export optical lens connecting interface 10 to after drive signal that focuses on stepper motor in the optical lens and the drive signal that drives aperture direct current generator in the optical lens are amplified through signal amplification circuit 8, the signal wire of optical lens 13 links to each other with optical lens interface 10.
VGA display controller module receives the digital video signal of picture format identification module output among the FPGA, utilize outside SDRAM memory chip 6 to realize that as frame buffer image is by the conversion that is interlaced to line by line, frame per second is risen to 60HZ, and image is amplified to 1024*768 standard x GA resolution video form, D/A converter chip 7 becomes the digital rgb conversion of signals of fpga chip 4 output simulating signal and outputs to VGA signal output interface 9 with the capable field sync signal of fpga chip 4 outputs, the video image that then can show this system's input on the VGA terminal presentation facility in real time is convenient to subjective evaluation and test focusing effect.
Have only following differently with embodiment 1, fpga chip 5 adopts XC2S300E, and FPGA configuring chip 6 adopts XCF02S, and SDRAM memory chip 7 adopts HY57V643220, and D/A conversion chip 8 adopts ADV7125.Other is with embodiment 1.
Have only following differently with embodiment 1, fpga chip 5 adopts XC3S250E, and FPGA configuring chip 6 adopts XCF02S, and SDRAM memory chip 7 adopts HY57V643220, and D/A conversion chip 8 adopts ADV7125.Other is with embodiment 1.
Have only following differently with embodiment 3, FPGA configuring chip 6 adopts M25P20, and SDRAM memory chip 7 adopts HY57V281620, and D/A conversion chip 8 adopts CS7123.Other is with embodiment 3.
Have only following differently with embodiment 3, fpga chip 5 adopts XC3S500E, and FPGA configuring chip 6 adopts M25P40, and SDRAM memory chip 7 adopts HY57V281620, and D/A conversion chip 8 adopts CS7123.Other is with embodiment 3.
Have only following differently with embodiment 4, fpga chip 5 adopts XC3S500E, and FPGA configuring chip 6 adopts XCF04S, and SDRAM memory chip 7 adopts HY57V283220, and D/A conversion chip 8 adopts CS7123L.Other is with embodiment 4.
Claims (8)
1, a kind of autofocus controlling apparatus, it is by the digital video signal input interface, power interface (3), circuit board, VGA signal output interface (9), optical lens connecting interface (10), shell (11) and optical lens (13) are formed, the digital video signal input interface is the digital video signal interface (1) of CCIR601 standard and the digital video signal interface (2) of CCIR656 standard, it is characterized in that being equipped with on the shell (11) digital video signal interface (1) of described CCIR601 standard, the digital video signal interface of described CCIR656 standard (2), described power interface (3), function button (12), described camera lens connecting interface (10), on the described circuit board in described VGA signal output interface (9) and the described optical lens (13), described shell (11) fpga chip (4) is installed, FPGA configuring chip (5), SDRAM memory chip (6), D/A conversion chip (7) and signal amplification circuit (8).
2, a kind of autofocus controlling apparatus as claimed in claim 1, it is characterized in that fpga chip (4) is connected to CCIR601 standard digital video signal interface (1) respectively by described circuit board upper conductor, CCIR656 standard digital video signal interface (2), FPGA configuring chip (5), SDRAM memory chip (6), D/A conversion chip (7), signal amplification circuit (8) and function button (12), D/A conversion chip (7) is connected to VGA signal output interface (9) by described circuit board lead, the output of signal amplification circuit (8) is connected to camera lens connecting interface (10) by described circuit board upper conductor, the signal wire of optical lens (13) is connected camera lens connecting interface (10), and be fixed on the shell (11), function button (12) is connected to fpga chip (4) by lead, power interface (3) external direct current power supply.
3, a kind of autofocus controlling apparatus as claimed in claim 1 is characterized in that described button (12) adopts 4 buttons to form key boards, and 4 keypress functions are assigned as input selection, automatic focus, focusing is far away and it is near to focus on.
4,, it is characterized in that described fpga chip (4) adopts XC2S100E, XC2S150E, XC2S200E, XC2S300E, XC2S400E, XC2S600E, XC3S200, XC3S400, XC3S1000, XC3S1500, XC3S2000, XC3S4000, XC3S5000, XC3S100E, XC3S250EXC3S500E, XC3S1200E or XC3S1600E as each described a kind of autofocus controlling apparatus of claim 1-3.
5,, it is characterized in that described FPGA configuring chip (5) adopts XCF01S, XCF02S, XCF04S, M25P20, M25P40, AT45DB011B, AT45DB011D, AT45DB021B, AT45021D, AT45DB041B or AT45041D as each described a kind of autofocus controlling apparatus of claim 1-3.
6,, it is characterized in that described SDRAM memory chip (6) adopts HY57V641620, HY57V643220, HY57V281620, HY57V283220, KM416S4020B, KM416S4030B, KM416S4030C or MT48LC4M16A2 as each described a kind of autofocus controlling apparatus of claim 1-3.
7,, it is characterized in that described D/A conversion chip (7) adopts ADV7123, ADV7125, CS7123, CS7123L or HI1178 as each described a kind of autofocus controlling apparatus of claim 1-3.
8,, it is characterized in that described VGA signal output interface (9) adopts DB15 pin VGA standard interface as each described a kind of autofocus controlling apparatus of claim 1-3.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB200810054828XA CN100561327C (en) | 2008-04-15 | 2008-04-15 | A kind of autofocus controlling apparatus |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB200810054828XA CN100561327C (en) | 2008-04-15 | 2008-04-15 | A kind of autofocus controlling apparatus |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN101266389A CN101266389A (en) | 2008-09-17 |
| CN100561327C true CN100561327C (en) | 2009-11-18 |
Family
ID=39988892
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CNB200810054828XA Expired - Fee Related CN100561327C (en) | 2008-04-15 | 2008-04-15 | A kind of autofocus controlling apparatus |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN100561327C (en) |
Families Citing this family (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102025889B (en) * | 2010-11-29 | 2013-01-09 | 大连捷成实业发展有限公司 | High-definition digital video frame synchronization system based on FPGA (Field Programmable Gata Array) and SDRAM (Synchronous Dynamic Random Access Memory) |
| CN104469129B (en) * | 2013-09-25 | 2017-11-28 | 北京环境特性研究所 | A kind of monitoring camera numerical control autofocus circuit |
| CN110381246B (en) * | 2018-04-13 | 2021-03-26 | 杭州海康微影传感科技有限公司 | Image acquisition device |
| CN110213535A (en) * | 2019-05-14 | 2019-09-06 | 广西科飞科技发展有限公司 | A kind of campus high-definition video monitoring system |
| CN111510631A (en) * | 2020-04-27 | 2020-08-07 | 成都国铁电气设备有限公司 | Rapid automatic focusing method and focusing device |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4905032A (en) * | 1987-11-06 | 1990-02-27 | Minolta Camera Kabushiki Kaisha | Automatic focus detecting device |
-
2008
- 2008-04-15 CN CNB200810054828XA patent/CN100561327C/en not_active Expired - Fee Related
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4905032A (en) * | 1987-11-06 | 1990-02-27 | Minolta Camera Kabushiki Kaisha | Automatic focus detecting device |
Also Published As
| Publication number | Publication date |
|---|---|
| CN101266389A (en) | 2008-09-17 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN102104727B (en) | Image pickup apparatus and method | |
| CN101478641B (en) | Digital photographing apparatus and method of controlling the same | |
| CN101212571B (en) | Image capturing apparatus and focusing method | |
| CN102801919B (en) | Picture pick-up device and control method thereof | |
| US6094223A (en) | Automatic focus sensing device | |
| CN102821284B (en) | Dynamic video creation device and video creation method | |
| US9392160B2 (en) | Circuit and method providing wide dynamic-range operation of auto-focus(AF) focus state sensor elements, digital imaging device, and computer system including same | |
| CN1713742B (en) | Imaging apparatus | |
| US20070147824A1 (en) | Photographing apparatus and method | |
| CN100561327C (en) | A kind of autofocus controlling apparatus | |
| US20110187914A1 (en) | Digital photographing apparatus, method of controlling the same, and computer-readable medium | |
| CN105657393A (en) | Method and device of adjusting white balance | |
| JP2001066494A (en) | Autofocusing device | |
| CN103685875A (en) | Imaging apparatus | |
| CN104038702A (en) | Image capture apparatus and control method thereof | |
| CN103491310A (en) | Image capturing apparatus and control method thereof | |
| US20100054722A1 (en) | Focusing position determining apparatus, imaging apparatus and focusing position determining method | |
| CN101668121A (en) | Image sensing apparatus and control method thereof | |
| CN101815175A (en) | Messaging device and control method, picture pick-up device and method for correcting image | |
| CN102754425A (en) | Image capturing apparatus and method for controlling the same | |
| US6657668B1 (en) | Method, system, and computer readable medium for controlling automatic focusing of a digital camera | |
| JPH11215426A (en) | Automatic focusing system | |
| CN201184945Y (en) | Automatic focus control device | |
| KR20070069653A (en) | Apparatus and method for controlling auto exposure of digital camera | |
| CN103139472A (en) | Digital photographing apparatus and control method thereof |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20091118 Termination date: 20150415 |
|
| EXPY | Termination of patent right or utility model |