CN100530952C - An amplifier gain control circuit of wireless transceiver - Google Patents
An amplifier gain control circuit of wireless transceiver Download PDFInfo
- Publication number
- CN100530952C CN100530952C CNB2007103063604A CN200710306360A CN100530952C CN 100530952 C CN100530952 C CN 100530952C CN B2007103063604 A CNB2007103063604 A CN B2007103063604A CN 200710306360 A CN200710306360 A CN 200710306360A CN 100530952 C CN100530952 C CN 100530952C
- Authority
- CN
- China
- Prior art keywords
- analog
- digital
- amplifier gain
- connects
- wireless transceiver
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Abstract
The invention discloses an amplifier gain control circuit of a wireless transceiver, the main structure of which comprises at least an amplifier, an analogue-to-digital converter, an analogue-to-digital transceiver and a voltage bias circuit; the analogue-to-digital converter is used for receiving an analog control voltage to produce a digital control signal, and controlling the gain of the amplifier according to the digital control signal; the analogue-to-digital transceiver receives the digital control signal and produces an analog signal; the voltage bias circuit is used for receiving the analog signal and the analog control voltage, and slightly adjusts and corrects the amplifier gain in an analog mode so as to correct the lowest level error which is caused by the digital control manner; therefore, the operation in a nonlinear area can be avoided when adjusting the amplifier gain.
Description
Technical field
The invention relates to a kind of amplifier gain control circuit of wireless transceiver, adjust amplifier gain, and cooperate the analog form fine setting to revise amplifier gain, operate in the inelastic region in the time of will avoiding amplifier gain to adjust with digital form.
Background technology
See also Fig. 1, be the block schematic diagram of the amplifier gain control circuit of prior art wireless transceiver.As shown in the figure, amplifier gain control circuit 10 includes a bias circuit 11 and casacade multi-amplifier 13/14/15.Wherein first order amplifier 13 is in order to receive an input signal, for example: a radio frequency or analog signal, and respectively input signal is amplified with first order amplifier 13, n-1 level amplifier 14 and n level amplifier 15.Bias circuit 11 connects amplifiers 13/14/15 at different levels respectively, and control the gain of amplifiers 13/14/15 at different levels, for example bias circuit 11 will receive an analog control voltage (VAGC), and produce a plurality of bias voltage signals according to analog control voltage (VAGC), go to control the gain of amplifiers 13/14/15 at different levels again with each bias voltage signal, by this input signal is amplified.
Summary of the invention
Main purpose of the present invention, be to provide a kind of amplifier gain control circuit of wireless transceiver, mainly gain with the digital form control amplifier, and cooperate the analog form fine setting to revise amplifier gain, revise the minimum bit error that digital form control is produced by this, operate in the inelastic region when avoiding amplifier gain to adjust.
Secondary objective of the present invention is to provide a kind of amplifier gain control circuit of wireless transceiver, can convert an analog control voltage to a digital controlled signal by the setting of analog-digital converter, and with the gain of digital controlled signal control amplifier.
The present invention a purpose, be to provide a kind of amplifier gain control circuit of wireless transceiver, setting by digital analog converter can convert digital controlled signal to one analog signal, and bias circuit can be revised amplifier gain according to analog control voltage that is received and analog signal fine setting, to revise the minimum bit error that digital control approach was produced.
For reaching above-mentioned purpose, the invention provides a kind of amplifier gain control circuit of wireless transceiver, its primary structure includes: at least one amplifier; One analog-digital converter connects amplifier, and in order to receive an analog control voltage, converts analog control voltage to a digital controlled signal, and with the gain of digital controlled signal control amplifier; One digital analog converter connects analog-digital converter, and in order to the reception digital controlled signal, and digital controlled signal is converted to an analog signal; And a bias circuit, connect digital analog converter and amplifier, and receive analog control voltage and analog signal, and with the gain of analog form control amplifier.
Compared with prior art, the amplifier gain control circuit of wireless transceiver provided by the invention is adjusted amplifier gain with digital form, and cooperates the analog form fine setting to revise amplifier gain, operates in the inelastic region in the time of will avoiding amplifier gain to adjust.
Description of drawings
Fig. 1: be the block schematic diagram of the amplifier gain control circuit of prior art wireless transceiver;
Fig. 2: be the block schematic diagram of amplifier gain control circuit one preferred embodiment of wireless transceiver of the present invention;
Fig. 3: be the curve synoptic diagram of analog-digital converter of the present invention;
Fig. 4: be the circuit diagram of the present invention's numeral amplifying unit one preferred embodiment;
Fig. 5: the circuit diagram that is first switch element;
Fig. 6: be the circuit diagram of bias circuit one preferred embodiment of the present invention;
Fig. 7: the circuit diagram of simulating amplifying unit one preferred embodiment for the present invention.
Wherein, Reference numeral is:
10 amplifier gain control circuits, 11 bias circuits
13 first order amplifiers, 14 n-1 level amplifiers
15 n level amplifiers, 100 amplifier gain control circuits
20 analog-digital converters, 30 amplifiers
40 numerals are amplified single 41 current sources
42 first differential units, 421 switch elements
43 second differential units, 431 first load elements
45 the 3rd differential units, 451 second load elements
47 first control units, 471 first switch elements
473 transistors, 475 resistance
479 first resistance, 49 second control units
491 second switch unit, 499 second resistance
50 digital analog converters, 60 bias circuits
61 current sources, 62 first nodes
63 differential units, 64 Section Points
651 first current mirrors, 653 second current mirrors
67 first load units, 69 second load units
70 simulation amplifying units, 71 current sources
73 first differential units, 75 second differential units
751 first load elements 77 the 3rd differential unit
771 second load elements
Embodiment
At first, see also Fig. 2, be the block schematic diagram of amplifier gain control circuit one preferred embodiment of wireless transceiver of the present invention.As shown in the figure, amplifier gain control circuit 100 mainly includes at least one amplifier 30, an analog-digital converter (ADC) 20, a digital analog converter (DAC) 50 and a bias circuit 60.
Analog-digital converter 20 connects amplifier 30, and receives an analog control voltage VAGC, and analog-digital converter 20 can convert analog control voltage VAGC to a digital controlled signal D1, and digital controlled signal D1 can be in order to the gain of digitally-controlled amplifier 30.Digital analog converter 50 connects analog-digital converter 20, and in order to receive the digital controlled signal D1 that analog-digital converter 20 is produced, digital analog converter 50 can be converted into digital controlled signal D1 one analog signal A1.Bias circuit 60 connects digital analog converter 50 and amplifier 30, and in order to receive analog signal A1 and the analog control voltage VAGC that digital analog converter 50 is produced, bias circuit 60 can be finely tuned the gain of revising amplifier 30 according to the difference between analog signal A1 and analog control voltage VAGC by this.
Again, amplifier 30 of the present invention includes a digital amplifying unit 40 and a simulation amplifying unit 70.Numeral amplifying unit 40 connects analog-digital converter 20, and to receive digital controlled signal D1, then digital controlled signal D1 is with the gain amplifier of control figure amplifying unit 40.And simulation amplifying unit 70 connects digital amplifying unit 40 and bias circuit 60, and bias circuit 60 will be revised the gain amplifier of simulation amplifying unit 70 with the analog bias fine setting.
In the above embodiment of the present invention, mainly be the gain that comes the digital amplifying unit 40 of control amplifier 30 with digital controlled signal D1, therefore can avoid when significantly adjusting amplifier 30 gains, causing amplifier 30 to operate in the inelastic region.And last bias circuit 60 carries out the fine gains of analog circuit unit 70 in the mode of analog bias, to revise the minimum bit error that digital control approach was produced, can adjust amplifier 30 gains accurately by this, to avoid commonly using the problem that structure is met with.
In embodiments of the present invention, analog-digital converter 20 is to be example with ten accurate position (level) resolution, and the voltage range of analog control voltage VAGC is set at 1V to 2V, and then the per unit section is set at 0.1V, as shown in Figure 3, certainly when practical application above-mentioned numerical value all can change.
Analog-digital converter 20 of the present invention can be made up of a plurality of comparator, and the per unit section has a corresponding comparator.When analog control voltage VAGC input analog-digital converter 20, the action that each comparator in the analog-digital converter 20 will compare analog control voltage VAGC respectively is by this to obtain digital controlled signal D1.For example: analog control voltage VAGC is 1.63V, then the comparator of the constituent parts section below the 1.6V will obtain 1 result, and the comparator of the constituent parts section more than the 1.7V will obtain 0 result, analog-digital converter 20 can obtain the digital controlled signal D1 of ten accurate positions (1111110000), and the gain that can further directly remove the digital amplifying unit 40 of control amplifier 30 with this digital controlled signal D1 of ten accurate, perhaps in another embodiment of the present invention, digital controlled signal D1 also can be via the decoding of a decoder (decoder), and the gain of control figure amplifying unit 40.
See also Fig. 4 and Fig. 5, be respectively the circuit diagram of the present invention's numeral amplifying unit one preferred embodiment and the circuit diagram of first switch element.As shown in the figure, digital amplifying unit 40 includes a current source 41, one first differential unit 42, one second differential unit 43, one the 3rd differential unit 45, one first control unit 47 and one second control unit 49.Wherein first differential unit 42 connects current source 41, second differential unit 43 and the 3rd differential unit 45 respectively, and in order to receiving an input signal (+/-), and this input signal (+/-) is a differential input signal (+/-).
Second differential unit 43 includes one first load elements, 431, the second differential units 43 and connects first control unit 47 and one first reference voltage Vref 1 respectively, and exports one first output signal (-); The 3rd differential unit 45 includes one second load elements 451, the 3rd differential unit 45 connects second control unit 49 and first reference voltage Vref 1 respectively, and export one second output signal (+), wherein first output signal (-) and second output signal (+) can be a differential output signal (+/-).
The circuit diagram of first switch element 471, as shown in Figure 5, first switch element 471 includes a plurality of transistors 473 and a plurality of resistance 475, wherein each resistance 475 is one another in series, and each resistance 475 is in parallel with corresponding transistor 473 again, and with transistor 473 reception digital controlled signal D1, for example: 2
n... 2
12
0
When first switch element 471 receives digital controlled signal D1, the startup that every signal of this digital controlled signal D1 will be controlled each transistor 473 whether, for example: the position 2 of digital controlled signal D1
0If 1, then receive position 2
0Transistor 373 will be activated, otherwise the position 2
0If 0, then receive position 2
0Transistor 373 will be closed.As mentioned above, each transistor 473 of first switch element 471 will carry out the switch start according to digital controlled signal D1, and change the resistance value of first switch element 471, make the electric current that flows through first resistance 479 also can change thereupon, and adjust the first control voltage X by this
1Can adjust the first control voltage X by digital controlled signal D1 by above-mentioned mode
1Size, and with the first control voltage X
1The gain of control figure amplifying unit 40.
The structure of second switch unit 491 is similar to first switch element 471, and both also can select the transistor 473 and the resistance 475 of similar number, and certainly when practical application, both also can select to include the transistor 473 and the resistance 475 of different numbers.
Again, first load elements 431 of the present invention and/or second load elements 451 also can be adjusted for the voltage of load, as variable resistor, variation by load voltage on first load elements 431 and second load elements 451, can make the output signal (-) of winning produce relative change simultaneously, and further adjust the gain of digital amplifying unit 40 with second output signal (+).
In another embodiment of the present invention, first differential unit 42 of numeral amplifying unit 40 still includes at least one switch element 421, the structure of switch element 421 is similar to first switch element 471 shown in Figure 5, and can change the voltage of load by opening or closing of transistor 473.In addition, the transistor 473 of the switch element 421 in the present embodiment and resistance 475 quantity can be identical with first switch element 471, and according to the load on the digital controlled signal D1 control switch unit 421, and reach the purpose of adjusting digital amplifying unit 40 gains.Yet in another embodiment of the present invention, also can make that the transistor 473 of switch element 421 and resistance 475 quantity are different with first switch element 471, the gain of same tunable integers word amplifying unit 40.
See also Fig. 6, be the circuit diagram of bias circuit one preferred embodiment of the present invention.As shown in the figure, bias circuit 60 includes a current source 61, a differential unit 63, one first current mirror 651 and one second current mirror 653.Wherein current source 61 connects differential unit 63, and differential unit 63 is connected with first current mirror 651 and second current mirror 653 respectively.
As mentioned above, first electric current I
1And second electric current I
2The control of big I by analog control voltage VAGC change size, one first voltage V that is produced on first node 62 and the Section Point 64 like this
1And one second voltage V
2Therefore, also can follow certainly and increase or downgrade.
As analog control voltage VAGC during greater than reference voltage VreF2, the first voltage V
1Will be greater than the second voltage V
2, first node 62 will have an electric current I
12Flow to digital analog converter 50, and the first load current I
11To change, and make the first voltage V on the first node 62
1Therefore down downgrade, will receive an electric current I from digital analog converter 50 with time Section Point 64
22, and the second load current I
21To change, and make the second voltage V on the Section Point 64
2Therefore up increase, downgrade and increase the first voltage V by this
1And the second voltage V
2, so that the first voltage V
1Be equal to the second voltage V
2
Otherwise if analog control voltage VAGC is during less than reference voltage Vref 2, then first node 62 will receive an electric current I from digital analog converter 50
12, and Section Point 64 will have an electric current I
22Flow to digital analog converter 50.And, the electric current I that digital analog converter 50 flowed out or flowed into
12And electric current I
22Be to be the identical reverse current of size.
So on first node 62, first current mirror, 651 formed first electric current I
1Will equal electric current I
12With the first load current I
11Sum total; And on Section Point 64, second current mirror, 653 formed second electric current I
2Will equal electric current I
22With the second load current I
21Sum total.In other words, the first load current I
11It will be first electric current I
1With electric current I
12Difference; And the second load current I
21It then can be second electric current I
2With electric current I
22Difference.
So when analog control voltage VAGC is integer, for example 1.1,1.2,1.3....1.9,2.0 the time, analog control voltage VAGC and digital analog converter (DAC) are if the result that 50 aanalogvoltages of changing out subtract each other zero, for example: when VAGC=1.6V, analog-digital converter (ADC) 20 is output as (1111110000), and also be to be 1.6V via the aanalogvoltage that digital analog converter (DAC) 50 goes back to, this moment, both voltages were all consistent, and do not need with 30 gains of analog form correction amplifier.
Otherwise, the result that the aanalogvoltage that analog control voltage VAGC and digital analog converter (DAC) 50 changed out subtracts each other has a voltage difference, for example: when VAGC=1.61～1.69V, analog-digital converter (ADC) 20 is output as (1111110000), so, the aanalogvoltage that goes back to via digital analog converter (DAC) 50 is 1.6V, therefore the aanalogvoltage changed out of analog control voltage VAGC and digital analog converter (DAC) 50 its both subtracts each other result's voltage difference, to make V1 be adjusted into the same with V2 voltage, then analog control voltage VAGC adjusts the Ia of bias circuit 60 again, the Ib size of current, just can change V1, V2 voltage and further control amplifier 30 gains, therefore between 1.6～1.7V, the result that the aanalogvoltage that analog control voltage VAGC and digital analog converter (DAC) 50 changed out its both subtracts each other, to have 0.1V voltage difference scope, can simulate the scope of amplifying by this voltage difference control amplifier 30 by this.
In embodiments of the present invention, bias circuit 60 is connected with digital analog converter 50, and the electric current I that flows into or flow out by digital analog converter 50
11/ I
12, increase or downgrade the first voltage V
1And the second voltage V
2, and the first voltage V
1And the second voltage V
2To equal the difference between analog control voltage VAGC and analog signal A1, this difference be by analog-digital converter 20 when carrying out digital translation, because minimum value position (LSB) error that factor caused.
In addition,, make the described bias circuit 60 of Fig. 6 be connected, yet digital analog converter 50 can be same when practical application, and flow into by this or outflow I with two digital analog converters 50 in embodiments of the present invention in order to increase the convenience of explanation
12/ I
22To bias circuit 60.
Therefore, the analog signal A1 (I that flows into or flow out when digital analog converter 50
12/ I
22) when being provided in the first node 62 of bias circuit 60 and Section Point 64, analog signal A1 (I
12/ I
22) will with first electric current I
1And second electric current I
2Carry out an action of subtracting each other, and make load current I
11, I
21Change.
Certainly, in another embodiment of the present invention, the analog signal A1 that digital analog converter 50 is provided also may be selected to be aanalogvoltage, and by a plus-minus circuit, for example: operational amplifier, and be connected with Section Point 64 with first node 62, the mode that so gets final product working voltage control is finely tuned the first voltage V
1With the second voltage V
2
See also Fig. 7, simulate the circuit diagram of amplifying unit one preferred embodiment for the present invention.As shown in the figure, simulation amplifying unit 70 includes a current source 71, one first differential unit 73, one second differential unit 75 and one the 3rd differential unit 77.Wherein this first differential unit 73 connects current source 71, second differential unit 75 and the 3rd differential unit 77, and in order to receive an input signal (+/-), and this input signal (+/-) can be the output signal that produced of digital amplifying unit 40 (+/-), in addition, simulation amplifying unit 70 is connected with the first node 62 (as shown in Figure 6) and the Section Point 64 (as shown in Figure 6) of bias circuit 60 respectively.。
Second differential unit 75 includes one first load elements 751, and second differential unit 75 connects the first node 62 and the Section Point 64 of bias circuit 60 respectively, receives the first voltage V respectively
1And the second voltage V
2, and according to the first voltage V
1And the first voltage V
2And produce corresponding first output signal (-).
The 3rd differential unit 77 includes one second load elements 771, and the 3rd differential unit 77 connects the first node 62 and the Section Point 64 of bias circuit 60 respectively, receives the first voltage V respectively
1And the second voltage V
2, and according to the first voltage V
1And the first voltage V
2And produce corresponding second output signal (+), and this first output signal (-) and second output signal (+) can be a differential output signal (+/-).
Therefore, the present invention simulate amplifying unit 70 can be according to the first voltage V
1And the second voltage V
2Revise the minimum bit error (LSB) that is caused with digital form control, make amplifier 30 can obtain a gain amplifier accurately by this.
Again, first load elements 751 of the present invention and second load elements 771 also can be adjusted for the voltage of load, as variable resistor, variation by load voltage on first load elements 751 and second load elements 771, can make the output signal (-) of winning produce relative change, and further adjust 70 gains of simulation amplifying unit with second output signal (+).
Though the present invention discloses as above with preferred embodiment; right its is not in order to limit the present invention; under the situation that does not deviate from spirit of the present invention and essence thereof; those of ordinary skill in the art work as can make various corresponding changes and distortion according to the present invention, but these corresponding changes and distortion all should belong to the protection range of the appended claim of the present invention.
Claims (16)
1. the amplifier gain control circuit of a wireless transceiver is characterized in that, includes:
At least one amplifier;
One analog-digital converter connects this amplifier, and in order to receive an analog control voltage, converts this analog control voltage to a digital controlled signal, and controls this Amplifier Gain with this digital controlled signal;
One digital analog converter connects this analog-digital converter, and in order to receiving this digital controlled signal, and this digital controlled signal is converted to an analog signal; And
One bias circuit connects this digital analog converter and this amplifier, and receives this analog control voltage and this analog signal, and controls this Amplifier Gain with analog form.
2. the amplifier gain control circuit of wireless transceiver according to claim 1 is characterized in that, this amplifier includes:
One digital amplifying unit connects this analog-digital converter, to receive this digital controlled signal; And
One simulation amplifying unit connects this bias circuit and this numeral amplifying unit.
3. the amplifier gain control circuit of wireless transceiver according to claim 2 is characterized in that, this numeral amplifying unit includes:
One current source;
One first differential unit connects this current source, and receives an input signal;
One second differential unit includes one first load elements, and connects this first differential unit, controls voltage and one first reference voltage in order to receive one first, and produces one first output signal; And
One the 3rd differential unit includes one second load elements, and connects this first differential unit, controls voltage and this first reference voltage in order to receive one second, and produces one second output signal.
4. the amplifier gain control circuit of wireless transceiver according to claim 3 is characterized in that, this numeral amplifying unit also includes:
One first control unit connects this second differential unit, so that this first control voltage to be provided; And
One second control unit connects the 3rd differential unit, so that this second control voltage to be provided.
5. the amplifier gain control circuit of wireless transceiver according to claim 4, it is characterized in that, this first control unit includes one first switch element and one first resistance, and this second control unit includes a second switch unit and one second resistance.
6. the amplifier gain control circuit of wireless transceiver according to claim 5 is characterized in that, this first switch element includes a plurality of transistors and a plurality of resistance, and each resistance is one another in series and in parallel with corresponding transistor respectively.
7. the amplifier gain control circuit of wireless transceiver according to claim 6 is characterized in that, this transistor is in order to receive this digital controlled signal.
8. the amplifier gain control circuit of wireless transceiver according to claim 5 is characterized in that, this second switch unit includes a plurality of transistors and a plurality of resistance, and each resistance is one another in series and in parallel with corresponding transistor respectively.
9. the amplifier gain control circuit of wireless transceiver according to claim 8 is characterized in that, this transistor is in order to receive this digital controlled signal.
10. the amplifier gain control circuit of wireless transceiver according to claim 3 is characterized in that, this first differential unit includes at least one switch element.
11. the amplifier gain control circuit of wireless transceiver according to claim 10 is characterized in that, this switch element includes a plurality of transistors and a plurality of resistance, and each resistance is one another in series and in parallel with corresponding transistor respectively.
12. the amplifier gain control circuit of wireless transceiver according to claim 11 is characterized in that, this transistor is in order to receive this digital controlled signal.
13. the amplifier gain control circuit of wireless transceiver according to claim 2 is characterized in that, this bias circuit includes:
One differential unit connects a current source, and in order to receive this analog control voltage and one second reference voltage;
One first current mirror connects this differential unit, and connects one first load unit and this digital analog converter with a first node of this first current mirror; And
One second current mirror connects this differential unit, and connects one second load unit and this digital analog converter with a Section Point of this second current mirror.
14. the amplifier gain control circuit of wireless transceiver according to claim 13 is characterized in that, this digital analog converter includes at least one current lens unit.
15. the amplifier gain control circuit of wireless transceiver according to claim 13 is characterized in that, this simulation amplifying unit is connected with the first node and the Section Point of this bias circuit respectively.
16. the amplifier gain control circuit of wireless transceiver according to claim 15 is characterized in that, this simulation amplifying unit includes:
One current source;
One first differential unit connects this current source, and in order to receive an input signal;
One second differential unit includes one first load elements, and connects the first node and the Section Point of this first differential unit, this bias circuit; And
One the 3rd differential unit includes one second load elements, and connects the first node and the Section Point of this first differential unit, this bias circuit.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB2007103063604A CN100530952C (en) | 2007-12-28 | 2007-12-28 | An amplifier gain control circuit of wireless transceiver |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB2007103063604A CN100530952C (en) | 2007-12-28 | 2007-12-28 | An amplifier gain control circuit of wireless transceiver |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN101217264A CN101217264A (en) | 2008-07-09 |
| CN100530952C true CN100530952C (en) | 2009-08-19 |
Family
ID=39623639
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CNB2007103063604A Active CN100530952C (en) | 2007-12-28 | 2007-12-28 | An amplifier gain control circuit of wireless transceiver |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN100530952C (en) |
Families Citing this family (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US8669808B2 (en) * | 2009-09-14 | 2014-03-11 | Mediatek Inc. | Bias circuit and phase-locked loop circuit using the same |
| CN101841311B (en) * | 2010-04-14 | 2013-04-03 | 上海微小卫星工程中心 | Digital voltage gain control device |
| CN108234137B (en) * | 2016-12-14 | 2020-10-23 | 瑞昱半导体股份有限公司 | Network driving circuit and driving method of network device |
-
2007
- 2007-12-28 CN CNB2007103063604A patent/CN100530952C/en active Active
Also Published As
| Publication number | Publication date |
|---|---|
| CN101217264A (en) | 2008-07-09 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US7701290B2 (en) | Amplifier gain control circuit for the wireless transceiver | |
| JP4628881B2 (en) | Variable gain amplifier circuit, DC offset correction method thereof, and wireless receiver | |
| US6888482B1 (en) | Folding analog to digital converter capable of calibration and method thereof | |
| KR100824793B1 (en) | Pipeline analog digital converter with self reference voltage driver | |
| Rijns | CMOS low-distortion high-frequency variable-gain amplifier | |
| US7312732B2 (en) | Devices and methods for calibrating amplifier stages and for compensating for errors in amplifier stages of series-connected components | |
| US20110241915A1 (en) | Digital-to-Analog Converter | |
| US8325072B2 (en) | Calibration circuit and method for calibrating capacitive compensation in digital-to-analog converters | |
| US7696819B2 (en) | Switched-capacitor variable gain amplifier having high voltage gain linearity | |
| US9300312B2 (en) | Analog-digital converter | |
| CN111224667B (en) | Fine quantization slope generator for two-step single-slope analog-to-digital converter | |
| CN100530952C (en) | An amplifier gain control circuit of wireless transceiver | |
| US20060109156A1 (en) | Trimming resistance ladders in analog-digital converters | |
| US11303294B2 (en) | Digital to analog converters | |
| WO2005122411A1 (en) | Electronic circuit device | |
| US7196649B2 (en) | Reprogrammable distributed reference ladder for analog-to-digital converters | |
| US6992611B1 (en) | DC-coupled wideband signal converters | |
| US7956784B2 (en) | DA converter including conversion amplifier having output voltage with improved linearity | |
| US20070109167A1 (en) | Fast analogue-to-digital converter | |
| JP3964432B2 (en) | Digital-to-analog converter with means for improving conversion linearity | |
| US8471753B1 (en) | Pipelined analog-to-digital converter and method for converting analog signal to digital signal | |
| US7148744B2 (en) | Calibration technique for variable-gain amplifiers | |
| US20040227546A1 (en) | Semiconductor integrated circuit | |
| KR101836222B1 (en) | Offset Calibration-Applied Analog-to-Digital Data Converter and Offset Calibration Method | |
| JP2004343163A (en) | Pipeline type a/d conversion circuit |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CP01 | Change in the name or title of a patent holder |
Address after: Taiwan, Hsinchu, China Patentee after: Dafa Technology Co.,Ltd. Address before: Taiwan, Hsinchu, China Patentee before: AIROHA TECHNOLOGY CORP. |
|
| CP01 | Change in the name or title of a patent holder |