CN100492299C - Embedded software developing method and system - Google Patents

Embedded software developing method and system Download PDF

Info

Publication number
CN100492299C
CN100492299C CNB2006101142166A CN200610114216A CN100492299C CN 100492299 C CN100492299 C CN 100492299C CN B2006101142166 A CNB2006101142166 A CN B2006101142166A CN 200610114216 A CN200610114216 A CN 200610114216A CN 100492299 C CN100492299 C CN 100492299C
Authority
CN
China
Prior art keywords
service
interrupt
break
chip
embedded
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CNB2006101142166A
Other languages
Chinese (zh)
Other versions
CN1945542A (en
Inventor
游明琦
谢韬
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Vimicro Corp
Original Assignee
Vimicro Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Vimicro Corp filed Critical Vimicro Corp
Priority to CNB2006101142166A priority Critical patent/CN100492299C/en
Publication of CN1945542A publication Critical patent/CN1945542A/en
Application granted granted Critical
Publication of CN100492299C publication Critical patent/CN100492299C/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Abstract

The invention publishes a method and system supporting discontinuous service, and it's used for settling the normal technology's problem of low speed and using too much system resources when dealing with discontinuous program. The technical scheme of this invention is: the chip in the inlaid system executes the order of PC, meanwhile after it produces the interregnum obtained by the MCU in discontinuous inlaid system during executing the order, and transfers and executes the discontinuous service program which registered in the break-into point to carrying out discontinuous service processing, as well as obtains the necessary information from the system context in the inlaid system when processing. The system of this invention contains PC, MCU and chip; hereinto, the MCU includes processing and storage module.

Description

A kind of method and system of embedded software developing
Technical field
The present invention relates to the method and system of computing machine and built-in field, particularly embedded software developing.
Background technology
At present in the prior art method of embedded software developing referring to shown in Figure 1, in the application program of PC, write service command after, the command analysis through Driver Library sends to embedded system by the communication service interface with this order.Embedded system receives order and resolves this service by interface, by chip read-write service this service is write chip.
Need certain mutual between MCU in embedded environment (microprogram control unit) and the chip, referring to shown in Figure 2, MCU is by data bus, and sheet selects, read signal, write signal (Data Bus, CS, RD, WR) carry out exchanges data with chip, this process all be MCU initiatively because PC can the Embedded resource of random access, PC can pinpoint the problems at once in this process and do corresponding processing.And chip proposes demand by INT to MCU, and this process is done initiatively by chip, and when taking place to interrupt, MCU can't send to interrupt request PC, more can not be handled by PC.Provide the example of an automatic exposure (AE) that the mode of present PC handling interrupt is described below.
Referring to Fig. 3, a new two field picture is imported into chip, and chip is added up the mean flow rate of incoming frame, and average brightness value is transported to relevant register.That final hope obtains is AE, and chip does not have this function, then, when chip finds that current process is in unlock (unlocked state) state, sends interrupt identification, and enters the subsequent flows journey.
PC constantly inquires about the interruption status of chip, whether AE takes place interrupt, and finds to forbid MCU outage subroutine behind the interrupt identification deletion interrupt identification.By PC relevant interrupt routine is called in master routine and execution, read the average brightness value in the chip, and calculate AE, and the related register of configuring chip/sensor.
Because the bottom operation of carrying out at PC need be by the communication port execution that says the word, so speed is to can not show a candle to the speed of carrying out on MCU.In addition, PC is used to constantly inquire about interrupting information, therefore can't receive user instruction once more in the program of one process, and this will cause many combined tests about AE to be difficult to carry out.
Summary of the invention
The invention provides a kind of method and system of supporting break in service, in order to the data consistent that keeps PC and embedded system to call.
The invention provides following technical scheme:
A kind of method of supporting break in service comprises step:
Chip in the embedded system is carried out the order that PC issues, and produces interruption in the process of carrying out described order;
Microprogram control unit MCU in the embedded system is known and is had no progeny in described, call and carry out the registered interrupt service routine of breaking therein on the mouth and carry out the break in service processing, and the system context from embedded system obtains needed information in processing procedure, and upgrades the information in the described system context in processing procedure; And
Described PC visits the system context in the embedded system in processing procedure, obtain and upgrade the information of needs.
Described MCU has no progeny handling interrupt service at once in described knowing; Perhaps
Described MCU increases Interrupt Process sign, handling interrupt service again when reading the Interrupt Process sign in described service list in the service list of needs operation.
Described chip is when producing interruption and finding that relevant hardware device is in unlocked state, and described MCU sends interrupt request to it by hardware trigger.
The interrupt request of the described chip generation of described MCU inquiry regularly.
Chip produces when interrupting and put interrupt identification on relevant register; Described MCU inquiry register reads interrupt identification, knows the break in service type, and carries out corresponding break in service and handle.
Described MCU is being untreated first break in service and when knowing second interrupt request, inquire about the priority of second break in service in the described register, if suspend the processing of first break in service when being higher than first priority of interrupt, handle second break in service, otherwise, the sign of second break in service of buffer memory, and in second break in service of first break in service end aftertreatment.
Described MCU reads the sign of removing behind the interrupt identification in this register.
Described MCU writes described chip with the result of interrupt service routine.
Comprise system running state information and/or parameter information in the described system context.
Described MCU upgrades the information in the described system context in processing procedure.
Described PC visits the system context in the embedded system in processing procedure, obtain or upgrade the information of needs.
Microprogram control unit in a kind of embedded system comprises:
Memory module is used to store with break in service and handles relevant program;
Processing module, be used for knowing described having no progeny, from described memory module, call and carry out the registered interrupt service routine of breaking therein on the mouth and carry out the break in service processing, and the system context from embedded system obtains needed information in processing procedure, and upgrades the information in the described system context in processing procedure.
Also comprise:
Storer is used for store system context, and described processing module is obtained system running state information and/or parameter information by the system context of visiting in the described storer.
A kind of embedded software developing debug system comprises:
Chip in the embedded system is used to carry out specific program;
Microprogram control unit MCU in the embedded system, be used for knowing having no progeny of described chip generation, call and carry out the registered interrupt service routine of breaking therein on the mouth and carry out the break in service processing, and the system context from embedded system obtains needed information in processing procedure, and upgrades the information in the described system context in processing procedure;
PC be used for giving an order and indicating described chip to carry out specific program to described MCU, and the system context from embedded system obtains needed information in exploitation and debug process, and the information that needs in the update system context.
Described MCU has no progeny handling interrupt service at once in described knowing; Perhaps
Described MCU increases Interrupt Process sign, handling interrupt service again when reading the Interrupt Process sign in described service list in the service list of needs operation.
Described chip is when producing interruption and finding that relevant hardware device is in unlocked state, and described MCU sends interrupt request to it by hardware trigger.
The interrupt request of the described chip generation of described MCU inquiry regularly.
Described chip produces when interrupting and put interrupt identification on relevant register; Described MCU inquires about described register and reads interrupt identification, knows the break in service type, and carries out corresponding break in service and handle.
Described MCU comprises:
Memory module is used to store with break in service and handles relevant program;
Processing module, be used for knowing described having no progeny, from described supportive device, call and carry out the registered interrupt service routine of breaking therein on the mouth and carry out the break in service processing, and the system context from embedded system obtains needed information in processing procedure, and upgrades the information in the described system context in processing procedure.
Described MCU also comprises:
Storer is used for store system context, and described processing module is obtained system running state information and/or parameter information by the system context of visiting in the described storer.
Beneficial effect of the present invention is as follows:
1, the present invention increases memory module and stores the program relevant with Interrupt Process in embedded system, and increases corresponding interface with calling program on performer, realizes that break in service handles, and can improve the concurrent processing ability, saves the PC resource.
2, the present invention provides storer with store system context simultaneously, PC and MCU obtain status data and parameter accurately by the access system context, guarantee the consistance of PC and operation for embedded system, this storer is arranged in the embedded environment, to make things convenient for the visit of MCU.
Description of drawings
Fig. 1 is the process flow diagram of embedded software developing in the prior art;
Fig. 2 be in the prior art embedded MCU and chip concern synoptic diagram;
Fig. 3 is the process flow diagram of embedded software developing example in the prior art;
Fig. 4 is a basic block diagram of supporting the embedded software developing system of break in service in the embodiment of the invention;
Fig. 5 is the structural drawing of microprogram control unit in the embodiment of the invention;
Fig. 6 A is the method basic flow sheet of embedded software developing in the embodiment of the invention;
Fig. 6 B produces the detail flowchart that interrupts for embodiment of the invention chips;
Fig. 6 C is the detail flowchart of microprogram control unit handling interrupt in the embodiment of the invention;
Fig. 7 is a detailed structure view of supporting the embedded software developing system of break in service in the embodiment of the invention.
Embodiment
In order to solve in the prior art slow, the more problem of occupying system resources of speed when the handling interrupt program, the present invention increases memory module to support the processing of break in service in embedded system, and increase storer and come the context of storage system, with the data consistent that keeps PC and embedded system to call.
Referring to Fig. 4, support in the present embodiment that the embedded software developing system of break in service comprises PC401, MCU402 and chip 403.
PC401 provides the operating platform of embedded software developing, carries out master routine, and the service command that generates is transferred to MCU402 carry out.
MCU402 receives the service command that PC401 sends, and writes chip after it is resolved; Rreturn value with chip is transported to PC401 simultaneously.
Chip 403 receives the data input and carries out relevant program, sends interrupt request to embedded MCU 402 in case of necessity, by the MCU402 handling interrupt.Chip 403 can send interrupt request by the hardware connection or with software mode, connects the mode that triggers with hardware in the present embodiment and describes.
Wherein, MCU402 carries out Interrupt Process after receiving the triggering of chip 403, reads related data from chip 403, and the outage subroutine behind the end of run writes operation result chip 403.Chip 403 can have a plurality of, and MCU402 judges it is the interrupt request which chip 403 sends according to the triggering of hardware, handles accordingly.
When having multiple interruption, chip 403 is at the zone bit that changes interrupt register when MCU402 sends interrupt request, and MCU402 receives the zone bit that needs to inquire about interrupt register in the chip 403 after the interrupt request of chip 403 and knows the interruption that needs are handled.
Referring to Fig. 5, MCU402 comprises processing module 51 and memory module 50 in the present embodiment.
Processing module 51 receives and moves the order of PC401 and chip 403 is carried out read-write operation; Produce the triggering of accepting chip 403 when interrupting at chip 403, by the routine processes break in service in the interface interchange memory module 50.
Memory module 50 store drivers and interrupt service routine.
Wherein, memory module 50 comprises interrupt service routine unit 501 and Driver Library 502.
The various interrupt service routine pieces of interrupt service routine unit 501 storages.
Driver Library 502 is stored the sign of the interrupt service routine that needs for different Interrupt Process and the program that is used to drive interrupt service routine, and this sign can be the sign or the address of program block.
Processing module 51 comprises that order receives and resolve service unit 511, performer 512 and chip read-write service unit 513.
Order receives and resolves the service command of service unit 511 reception PC401 transmissions and it is resolved, and resolves to the acceptable service command form of embedded system.
513 storages of chip read-write service unit are used for chip 403 is read and write the program of service operations.
Service command after performer 512 operations are resolved, the chip read-write service routine that calls in the chip read-write service unit 513 carries out read-write operation to chip 403; The interrupt request of receiving chip 403 is carried out Interrupt Process by program relevant with Interrupt Process in the interface interchange memory module 50.
Referring to Fig. 6 A, the method basic procedure of embedded software developing is as follows in the present embodiment:
Step 61: chip 403 produces in the service command process of carrying out the PC transmission and interrupts, and sends interrupt request to MCU402, and this interrupt request comprises example, in hardware and form of software.
Step 62:MCU402 knows that chip produces interruption, and the mode of knowing comprises the triggering of chip 403 and the active inquiry of MCU.
Step 63:MCU402 calls the interrupt service routine that is registered on its internal interrupt interface, carries out corresponding break in service and handles.
Present embodiment is that example is elaborated with automatic exposure AE, and following mask body is introduced the flow process that chip produces interruption and MCU handling interrupt.
Referring to Fig. 6 B, it is as follows that the present embodiment chips produces the idiographic flow that interrupts:
Step 601: performer 512 calls chip and writes service to chip 403 inputs one two field picture from chip read-write service unit 513.
Step 602: chip 403 is according to the mean flow rate of the view data statistics incoming frame of input, and average brightness value is write relevant register.That present embodiment wishes to obtain is AE, and chip 403 does not have ability to calculate AE, so need send interrupt request.
Adopt register can utilize interrupt identification to identify multiple different break in service.If this register does not illustrate that MCU402 is only to handle a kind of interruption.
Step 603: chip 403 judges whether local hardware device pin (interrupt) and the pin on the performer 512 are in the unlock state, if, then execution in step 604, otherwise wait for behind the state that unlocks execution in step 604 again, because the time compole that lock-out state is set is short, so this delay can not affect greatly system.
Step 604: chip 403 sends interrupt request to performer 512, pin with chip 403 in the present embodiment is connected (or an electric pulse) realization hardware trigger performer 512 with the pin of performer 512, chip 403 is put interrupt identification on the relevant register position simultaneously.For example, be 0 when not interrupting, be changed to 1 when taking place to interrupt.Interrupt identification can also carry information such as the kind of break in service and priority.
The pin of chip 403 disconnects be connected short time with the pin of performer 512 after.
Have no progeny in chip produces, the MCU in the embedded system carries out follow-up Interrupt Process process referring to shown in Fig. 6 C, and idiographic flow is as follows:
Step 605: performer 512 is received interrupt request promptly by hardware trigger or after reading interrupt identification, and handling interrupt service at once perhaps increases the Interrupt Process sign in the service list of needs operation, handle after a while again.
Step 606: performer 512 arrives first the register of inquiring about in the chip 403 about break in service when handling interrupt, find to need calculate and to be masked as 1 in the interrupt register of AE, perhaps find the interrupt identification of expression calculating AE, read this interrupt identification in this sign back removing register.
Then, performer 512 enters the sign that the interruption that is registered in Driver Library 502 enters the mouth and searches the interrupt service routine of needs according to the interrupt identification of calculating AE, calls corresponding interrupt service routine according to being identified to interrupt service routine unit 501 again.
Below simple the introduction recur the treating method of interrupting more than two.Chip 403 connects two pin, once more at the mid-interrupt identification of interrupt register when second interruption takes place, because first interrupt identification is eliminated, so this register is empty at this moment, can store second interrupt identification with it, can increase the quantity of register whenever necessary.MCU402 interrupts also not disposing at first and just knows second when interrupting, MCU402 can obtain the sign of second interruption earlier and inquire about its priority, remove the interrupt identification in the register, compare two priority of interrupt then, if second priority of interrupt is higher than first interruption, suspend the processing of first interruption so, carry out second break in service; Otherwise the sign of second interruption of MCU402 buffer memory is waited for after first Interrupt Process finishes and being carried out, realizes interrupting protection.
Step 607: performer 512 is according to the needs of the interrupt service routine of operation, the chip that calls chip read-write service unit 513 is read to serve to read from chip 403 and is calculated the required related data of AE, be the average brightness value of 403 li of chips, continue the outage service routine, calculate AE.
Step 608: the chip that performer 512 calls chip read-write service unit 513 is write service result of calculation is write chip 403, and this result is the value of AE; Then, the related register of performer 512 configuring chips 403/ sensor.
In embedded software developing, can change the value of some variablees in the break in service processing procedure, especially global variable, PC must guarantee that with embedded system the value of this variable when using same variable is identical, in order to keep the correctness of PC and operation for embedded system, present embodiment increases storer and comes storage of variables in MCU, referring to shown in Figure 7, the system of support break in service comprises the application program unit 701 among the PC401 in the present embodiment, Driver Library 702 and communication service unit 703, order in the processing module 51 receives and resolves service unit 704, chip read-write service unit 705 and performer 710, interrupt service routine unit 706 in the memory module 50 and Driver Library 707, and chip 708 and storer 709.
Application program unit 701 provides the user operating platform, moves various embedded software developing instruments, utilizes the various resources of PC that embedded chip 708 is developed and debugged.
The various service commands that Driver Library 702 executive utility unit 701 generate.
Communication service unit 703 provides the operating platform of embedded software developing, makes a large amount of embedded softwares can use the PC software development system to develop and debug, and the interactive interface of PC401 and MCU402 is provided; Increase is to the read write command of storer 709, makes the PC401 can reference-to storage 709, and this read write command design is as follows:
VoidVir_SetReg (int adr, int val) order expression is that the value of the storage unit of adr is revised as val with address in the system context.
IntVir_GetReg (int adr) order expression obtains that the address is the value of the storage unit of adr in the system context.
Because the element address in the storer is a unified addressing, has guaranteed that all parameters can not cover mutually.
Order receives and resolves the service command of service unit 704 received communication service units 703 transmissions and this service command is resolved, and resolves to embedded system acceptable form.
705 storages of chip read-write service unit are used for chip 708 is read and write the program of service operations.
Service command after performer 710 operation is resolved, the chip read-write service routine that calls in the chip read-write service unit 705 carries out read-write operation to chip 708, and reads necessary return data from chip 708 and feed back to PC401 and carry out subsequent treatment; The interrupt request of receiving chip 708 is carried out Interrupt Process by program relevant with Interrupt Process in the interface interchange memory module 50.
The various interrupt service routine pieces of interrupt service routine unit 706 storages.
Driver Library 707 is stored the sign of the interrupt service routine that needs for different Interrupt Process and the program that is used to drive interrupt service routine, and this sign can be the sign or the address of program block.
Chip 708, a kind of hardware handles equipment of handling specific function.Hardware trigger performer 710 sends interrupt request, changes relevant register simultaneously, puts interrupt identification.
Storer 709 store system context, PC401 and MCU402 can conduct interviews to it.Since PC can the random access embedded environment resource, and embedded system cannot, so system context must be placed under the embedded system.
State and some parameters of in program operation process, needing the register system operation.Application program unit 701 and Driver Library 702 especially all need system context in the reference-to storage 709 during global variable calling and change data, order receives and resolves service unit 704 and performer 710 needs to call data in operational process or some data made amendment after all need system context in the reference-to storage 709, the operation of PC401 and MCU402 is consistent, avoids because the inconsistent result mistake that causes of data.
Such scheme is a kind of preferable mode of handling interrupt service in the present embodiment embedded software developing, also has a kind of mode to be:
Chip 403 only changes the zone bit in the interrupt register when taking place to interrupt.Regularly inquire about whether interruption is arranged in interrupt register by MCU402, other process as mentioned above.This scheme also can realize break in service, just need take the resource of a part of MCU402, but can save certain hardware resource.When MCU402 does not also dispose with regard to needs inquiry register in first break in service, can suspend the processing of first break in service, in the inquiry interrupt register whether new interrupt identification is arranged, if have, then inquire about new priority of interrupt, handle new break in service when being higher than the priority of first break in service, continue to handle first break in service then, continue to handle first break in service when being lower than the priority of first break in service, the new interrupt identification that interrupts of buffer memory is removed the new sign that interrupts in the interrupt register.
The present invention increases memory module and stores the program relevant with Interrupt Process in embedded system, and increases corresponding interface with calling program on performer, realizes the break in service processing, can improve the concurrent processing ability, saves the PC resource.The present invention provides storer with store system context simultaneously, PC and MCU obtain status data and parameter accurately by the access system context, guarantee the consistance of PC and operation for embedded system, this storer is arranged in the embedded environment, to make things convenient for the visit of MCU.
Obviously, those skilled in the art can carry out various changes and modification to the present invention and not break away from the spirit and scope of the present invention.Like this, if of the present invention these are revised and modification belongs within the scope of claim of the present invention and equivalent technologies thereof, then the present invention also is intended to comprise these changes and modification interior.

Claims (18)

1, a kind of embedded software developing method of supporting break in service is characterized in that, may further comprise the steps:
Chip in the embedded system is carried out the order that PC issues, and produces interruption in the process of carrying out described order;
Microprogram control unit MCU in the embedded system is known and is had no progeny in described, call and carry out the registered interrupt service routine of breaking therein on the mouth and carry out the break in service processing, and the system context from embedded system obtains needed information in processing procedure, and upgrades the information in the described system context in processing procedure; And
Described PC visits the system context in the embedded system in processing procedure, obtain and upgrade the information of needs.
2, embedded software developing method as claimed in claim 1 is characterized in that, described MCU has no progeny handling interrupt service at once in described knowing; Perhaps
Described MCU increases Interrupt Process sign, handling interrupt service again when reading the Interrupt Process sign in described service list in the service list of needs operation.
3, embedded software developing method as claimed in claim 1 is characterized in that, described chip is when producing interruption and finding that relevant hardware device is in unlocked state, and described MCU sends interrupt request to it by hardware trigger.
4, embedded software developing method as claimed in claim 1 is characterized in that, the interrupt request of the described chip generation of described MCU inquiry regularly.
As claim 3 or 4 described embedded software developing methods, it is characterized in that 5, chip produces when interrupting and put interrupt identification on relevant register; Described MCU inquiry register reads interrupt identification, knows the break in service type, and carries out corresponding break in service and handle.
6, embedded software developing method as claimed in claim 5, it is characterized in that, described MCU is being untreated first break in service and when knowing second interrupt request, inquire about the priority of second break in service in the described register, if suspend the processing of first break in service when being higher than first priority of interrupt, handle second break in service, otherwise, the sign of second break in service of buffer memory, and in second break in service of first break in service end aftertreatment.
7, embedded software developing method as claimed in claim 5 is characterized in that, described MCU reads the sign of removing behind the interrupt identification in this register.
8, embedded software developing method as claimed in claim 1 is characterized in that, described MCU writes described chip with the result of interrupt service routine.
9, embedded software developing method as claimed in claim 1 is characterized in that, comprises system running state information and/or parameter information in the described system context.
10, the microprogram control unit in a kind of embedded system is characterized in that, comprising:
Memory module is used to store with break in service and handles relevant program;
Processing module, be used for knowing described having no progeny, from described memory module, call and carry out the registered interrupt service routine of breaking therein on the mouth and carry out the break in service processing, and the system context from embedded system obtains needed information in processing procedure, and upgrades the information in the described system context in processing procedure.
11, microprogram control unit as claimed in claim 10 is characterized in that, also comprises:
Storer is used for store system context, and described processing module is obtained system running state information and/or parameter information by the system context of visiting in the described storer.
12, a kind of embedded software developing system is characterized in that, comprising:
Chip in the embedded system is used to carry out specific program;
Microprogram control unit MCU in the embedded system, be used for knowing having no progeny of described chip generation, call and carry out the registered interrupt service routine of breaking therein on the mouth and carry out the break in service processing, and the system context from embedded system obtains needed information in processing procedure, and upgrades the information in the described system context in processing procedure;
PC be used for giving an order and indicating described chip to carry out specific program to described MCU, and the system context from embedded system obtains needed information in exploitation and debug process, and the information that needs in the update system context.
13, embedded software developing as claimed in claim 12 system is characterized in that, described MCU has no progeny handling interrupt service at once in described knowing; Perhaps
Described MCU increases Interrupt Process sign, handling interrupt service again when reading the Interrupt Process sign in described service list in the service list of needs operation.
14, embedded software developing as claimed in claim 13 system is characterized in that, described chip interrupts and when finding that relevant hardware device is in unlocked state, described MCU sends interrupt request to it by hardware trigger producing.
15, embedded software developing as claimed in claim 12 system is characterized in that, described MCU is the interrupt request that produces of the described chip of inquiry regularly.
16, as claim 14 or 15 described embedded software developing systems, it is characterized in that described chip produces when interrupting and put interrupt identification on relevant register; Described MCU inquires about described register and reads interrupt identification, knows the break in service type, and carries out corresponding break in service and handle.
17, embedded software developing as claimed in claim 12 system is characterized in that described MCU comprises:
Memory module is used to store with break in service and handles relevant program;
Processing module, be used for knowing described having no progeny, from described supportive device, call and carry out the registered interrupt service routine of breaking therein on the mouth and carry out the break in service processing, and the system context from embedded system obtains needed information in processing procedure, and upgrades the information in the described system context in processing procedure.
18, embedded software developing as claimed in claim 17 system is characterized in that described MCU also comprises:
Storer is used for store system context, and described processing module is obtained system running state information and/or parameter information by the system context of visiting in the described storer.
CNB2006101142166A 2006-11-01 2006-11-01 Embedded software developing method and system Expired - Fee Related CN100492299C (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CNB2006101142166A CN100492299C (en) 2006-11-01 2006-11-01 Embedded software developing method and system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CNB2006101142166A CN100492299C (en) 2006-11-01 2006-11-01 Embedded software developing method and system

Publications (2)

Publication Number Publication Date
CN1945542A CN1945542A (en) 2007-04-11
CN100492299C true CN100492299C (en) 2009-05-27

Family

ID=38044955

Family Applications (1)

Application Number Title Priority Date Filing Date
CNB2006101142166A Expired - Fee Related CN100492299C (en) 2006-11-01 2006-11-01 Embedded software developing method and system

Country Status (1)

Country Link
CN (1) CN100492299C (en)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102195821B (en) * 2011-06-27 2014-07-02 吉林中软吉大信息技术有限公司 Method for configuring network equipment
CN103676727A (en) * 2013-11-27 2014-03-26 南京国电南自美卓控制系统有限公司 Preemptible and nestable interrupt control method based on embedded chip
DE102014116144A1 (en) * 2014-11-05 2016-05-12 Hella Kgaa Hueck & Co. Electronic device for blocking interruption requests

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
计算机组成原理. 俸远祯,阎慧娟,罗克露,346-349,电子工业出版社. 1995
计算机组成原理. 俸远祯,阎慧娟,罗克露,346-349,电子工业出版社. 1995 *

Also Published As

Publication number Publication date
CN1945542A (en) 2007-04-11

Similar Documents

Publication Publication Date Title
US10877766B2 (en) Embedded scheduling of hardware resources for hardware acceleration
CN101233489B (en) Adaptive process dispatch in a computer system having a plurality of processors
US4860190A (en) Computer system for controlling virtual machines
US9052957B2 (en) Method and system for conducting intensive multitask and multiflow calculation in real-time
CN108763099A (en) Startup method, apparatus, electronic equipment and the storage medium of system
CN106445398B (en) A kind of embedded file system and its implementation based on novel memory devices
CN105930186B (en) The method for loading software of multi -CPU and software loading apparatus based on multi -CPU
CN101446918B (en) Method for realizing debugging of single function by user state debugger and system thereof
KR102236419B1 (en) Method, apparatus, device and storage medium for managing access request
US20110219373A1 (en) Virtual machine management apparatus and virtualization method for virtualization-supporting terminal platform
KR20110048531A (en) Interrupt Control of Virtual Processing Unit
CN106708627B (en) Kvm-based multi-virtual machine mapping and multi-channel fuse acceleration method and system
CN102667714B (en) Support the method and system that the function provided by the resource outside operating system environment is provided
GB2348306A (en) Batch processing of tasks in data processing systems
CN101213519A (en) Multi-processor system and program for causing computer to execute controlling method of interruption of multi-processor system
CN101546275B (en) Method for realizing multiprocessor system with hardware semaphore module
CN100444127C (en) System and method for testing software
CN112306669A (en) Task processing method and device based on multi-core system
US10705993B2 (en) Programming and controlling compute units in an integrated circuit
CN100492299C (en) Embedded software developing method and system
US7418714B2 (en) Employing three parameter buffer access in connection with SMBus notifications
CN113010470A (en) Edge node remote control system, method, device and storage medium
CN115176229A (en) Multi-core processor, multi-core processor processing method and related equipment
CN112559336B (en) Method, device and system for self-adaptively debugging heterogeneous computing chip and main board chip
CN101107591B (en) Computer system and method for activating basic program therein

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
C17 Cessation of patent right
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20090527

Termination date: 20121101