CN100480825C - Substrate for liquid-crystal display device - Google Patents
Substrate for liquid-crystal display device Download PDFInfo
- Publication number
- CN100480825C CN100480825C CNB2007100973735A CN200710097373A CN100480825C CN 100480825 C CN100480825 C CN 100480825C CN B2007100973735 A CNB2007100973735 A CN B2007100973735A CN 200710097373 A CN200710097373 A CN 200710097373A CN 100480825 C CN100480825 C CN 100480825C
- Authority
- CN
- China
- Prior art keywords
- sweep trace
- connection gasket
- auxiliary connection
- substrate according
- data line
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Abstract
The invention relates to a cardinal plate for LCD device, which is electrically connected with a first scan line just by an end of a second scan line. The left part of the second scan line keeps electrically insulation with the first scan line to enable the second scan line to shield the wave-shaped voltage transferred through the first scan line. Thus, the transferring waveform distortion can be reduced, the LCD device lighteness, contrast and uniformity can be improved, and the picture flicker phenomenon of the LCD device also can be reduced.
Description
Technical field
The present invention relates to a kind of active array base plate, relate in particular to a kind of active array base plate that is applicable to liquid crystal indicator.
Background technology
In the panel of LCD manufacturing technology, memory capacitance is overlapping and an insulation course is set therebetween forms memory capacitance (Storage Capacitance, design Cs) for utilizing between sweep trace (Scan Line) and the pixel electrode (Pixel Electrode) in the structure on the sweep trace (hereinafter to be referred as CsonGate).
In general, compared to the overlapping structure (hereinafter to be referred as Cs on Common) of memory capacitance on concentric line between concentric line (Common Line) and the pixel electrode to produce memory capacitance, pixel with Cson Gate structure fabrication has the advantage of preferable aperture opening ratio, the additive decrementation aperture opening ratio not because his memory capacitance is stacked on the sweep trace; Yet by contrast, the shortcoming of Cs on Gate structure is that the memory capacitance that is connected on the sweep trace makes sweep trace bear bigger load.
Therefore, in Cs on Gate structure, because of (RC Delay) phenomenon of the resistance capacitance time delay on the sweep trace so cause quite serious waveform to transmit distortion phenomenon.For this phenomenon, please in the lump with reference to the waveform synoptic diagram on the sweep trace shown in Figure 1A, Figure 1B, wherein, Figure 1A is for transmitting synoptic diagram when entering sweep trace when waveform from sweep trace one end, and Figure 1B is the synoptic diagram when waveform is sent to the sweep trace other end on sweep trace.
By can finding among the figure that the waveform of transmission gradually changes, distortion on sweep trace, and so cause the brightness of LCD or contrast is inhomogeneous and phenomenon of picture flicker and and then influence image quality.
Summary of the invention
The invention provides a kind of active array base plate, it can improve the distortion of transmitted waveform on the sweep trace, promotes the uniformity coefficient of liquid crystal indicator brightness, contrast, to reduce the film flicker phenomenon of liquid crystal indicator.
Active array base plate of the present invention comprises: a substrate, an on-off element, one first sweep trace, one second sweep trace, a data line and a pixel electrode.Above-mentioned on-off element is positioned on the substrate; First sweep trace is positioned on the substrate, and electrically connects on-off element; Second sweep trace is overlapped in first sweep trace, and second sweep trace has two opposing ends, and one is terminal electrically connects with first sweep trace, and another end does not electrically connect with first sweep trace; Data line bit is on substrate, and the electric connection on-off element, and wherein the data line and first sweep trace interlock but do not electrically connect; Pixel electrode is positioned on the substrate, and electrically connect with on-off element, the pixel electrode and second sweep trace are overlapped, and are gripped with one first insulation course between the pixel electrode and second sweep trace, are gripped with one second insulation course between this second sweep trace and this first sweep trace.
In the present invention, technology that can two conductive layers is made above-mentioned active array base plate, in order to cooperate the technology of two conductive layers, therefore the part circuit and first sweep trace of second sweep trace of the present invention are made in one deck conductive layer, part circuit and data line are made in one deck conductive layer in addition, perhaps second sweep trace also all circuit all be made in one deck conductive layer with data line, yet the present invention also can be the active array base plate of the technology making of using two-layer above conductive layer.
Then, when the part circuit and first sweep trace of second sweep trace are being made with one deck conductive layer, and part circuit and data line are when making with one deck conductive layer in addition, second sweep trace of the present invention all can also comprise two metal wire sections and an auxiliary connection gasket, these two metal wire sections are overlapped on this first sweep trace, electrically connect this two metal wire sections via this auxiliary connection gasket.Auxiliary connection gasket is positioned on the substrate and with first sweep trace and is made in one deck conductive layer, and between the auxiliary connection gasket and first sweep trace one first gap is arranged so that auxiliary connection gasket does not electrically connect with first sweep trace, and auxiliary connection gasket does not electrically connect with pixel electrode yet.
Secondly, each metal wire sections of the present invention can comprise also that one first extends prominent line electrically connecting above-mentioned auxiliary connection gasket, and first extends the mean breadth of the width of prominent line less than first sweep trace.
The position of above-mentioned auxiliary connection gasket can be arranged at first sweep trace and data line staggered place, and between second sweep trace and first sweep trace, the data line and first sweep trace, or can be gripped with one second insulation course between data line and auxiliary connection gasket, and be preferably and in above-mentioned three, all be gripped with second insulation course, overlapping on first sweep trace second sweep trace arranged to reach, first sweep trace, and second sweep trace and staggered and keep first sweep trace and second sweep trace only is electrical connected with an end, and the equivalent electrical circuit that do not electrically connect of first sweep trace and second sweep trace and data line with data line.
In addition, when the whole circuits of second sweep trace all are made in one deck conductive layer with data line, data line of the present invention can more comprise an auxiliary connection gasket, it is positioned on the substrate and with first sweep trace and is made in one deck conductive layer, and between the auxiliary connection gasket and first sweep trace one first gap is arranged so that auxiliary connection gasket does not electrically connect with first sweep trace, and auxiliary connection gasket does not electrically connect with pixel electrode yet.
Therefore, second sweep trace of the present invention can comprise more that one second extends prominent line, and second extends the mean breadth of the width of prominent line less than second sweep trace, second extends the auxiliary connection gasket setting of prominent line respective data lines, does not electrically connect with data line so that second sweep trace can be floated on the auxiliary connection gasket.
Yet, the position of the auxiliary connection gasket of above-mentioned data line also can be arranged at first sweep trace and data line staggered place, and second insulation course also can be folded between second sweep trace and first sweep trace, the data line and first sweep trace, or second between sweep trace and auxiliary connection gasket, and all to be gripped with second insulation course with above-mentioned three be its preferable example, overlapping on first sweep trace second sweep trace arranged to reach, first sweep trace, and second sweep trace and staggered and keep first sweep trace and second sweep trace only is electrical connected with an end, and the equivalent electrical circuit that do not electrically connect of first sweep trace and second sweep trace and data line with data line.
First sweep trace of the present invention can be provided with a breach, breach is positioned at the staggered place of first sweep trace and auxiliary connection gasket, and breach can ccontaining auxiliary connection gasket part, yet in another example of the present invention, breach can ccontaining auxiliary connection gasket whole, therefore, the width of auxiliary connection gasket of the present invention can be less than the mean breadth of first sweep trace.
Again, on-off element of the present invention can be the on-off element of a thin film transistor (TFT) or equivalence, and thin film transistor (TFT) has a grid, one source pole and a drain electrode.
Multiple, the mean breadth of the present invention's first sweep trace can be more than or equal to the mean breadth of second sweep trace, yet is preferable with the mean breadth that the mean breadth of first sweep trace equals second sweep trace.
Again, between first sweep trace of the present invention and the data line or the angle between first sweep trace and the auxiliary connection gasket without limits, yet be preferable with vertical interlaced between first sweep trace and the data line, and between first sweep trace and the auxiliary connection gasket with parallel be preferable.
Description of drawings
Figure 1A knownly transmits synoptic diagram when entering sweep trace from sweep trace one end when waveform;
Figure 1B is known synoptic diagram when waveform is sent to the sweep trace other end on sweep trace;
Fig. 2 is the display circuit synoptic diagram of the present invention's first preferred embodiment;
One active array base plate of Fig. 3 A, Fig. 3 B, Fig. 3 C and Fig. 3 D displayed map 2 circuit is made schematic flow sheet;
Fig. 4 is the sectional view along I-I line on the substrate of Fig. 3 D;
Fig. 5 is the simulation result of display circuit of the present invention and the simulation result synoptic diagram of known display circuit;
Another active array base plate synoptic diagram of Fig. 6 displayed map 2 circuit.
Wherein, Reference numeral:
10～substrate, 11～the first sweep traces
12～auxiliary connection gasket 13～the second insulation courses
14～data line, 15～the second sweep traces
16～the first insulation courses, 17～pixel electrode
18～the first gaps, 20～on-off element
21～source electrode, 22～grid
23～drain electrode, 111～breach
151～the first extend prominent line 152～the second extends prominent line
141,142,153,154～metal wire sections
1～base plate for liquid crystal display device
Embodiment
At first, please refer to the display circuit synoptic diagram of the shown a preferred embodiment of the present invention of Fig. 2.
As shown in FIG., display circuit of the present invention is to be coated with another metal wire (Cappingmetal line) to form a less important electric capacity (Minor Capacitance) betwixt on sweep trace.
Please in the lump with reference to figure 3A～Fig. 3 D and Fig. 4, wherein an active array base plate of Fig. 3 A～Fig. 3 D difference displayed map 2 circuit is made schematic flow sheet in addition, and Fig. 4 is the sectional view along the I-I line on the substrate among Fig. 3 D.
The base plate for liquid crystal display device 1 of Fig. 3 D comprises: a plurality of on-off elements 20, many first sweep traces 11, many second sweep traces 15, many data lines 14 and a plurality of pixel electrode 17, the second sweep traces 15 comprise a plurality of auxiliary connection gaskets 12 again respectively.
Yet, production order shown in the figure is: in Fig. 3 A, at first on substrate 10, produce first sweep trace 11 and auxiliary connection gasket 12 with the ground floor metal material earlier, first sweep trace 11 is parallel with auxiliary connection gasket 12, and first sweep trace, 11 indents are provided with a breach 111, breach 111 is positioned at the staggered place of first sweep trace 11 and auxiliary connection gasket 12, and breach 111 can ccontaining auxiliary connection gasket 12 whole, and auxiliary connection gasket 12 and 11 of first sweep traces have one first gap 18, so that assist connection gasket 12 not electrically connect with first sweep trace 11, and the width of auxiliary connection gasket 12 is less than the mean breadth of first sweep trace 11.
Secondly, simultaneously with reference to figure 3B and 3C, as shown in Fig. 3 B, at least the predetermined zone that will produce the data line 14 and second sweep trace 15 makes one second insulation course 13 on the ground floor metal material, then, as shown in Fig. 3 C, produce the figure of data line 14, second sweep trace 15, and finish on-off element 20.
The data line 14 and first sweep trace 11, and auxiliary connection gasket 12 vertical interlaceds, but at least at first sweep trace 11 and data line 14 overlapping staggered places, reach first sweep trace 11 and auxiliary connection gasket 12 overlapping staggered places, there is second insulation course 13 to be folded between first sweep trace 11 and the data line 14, and between first sweep trace 11 and the auxiliary connection gasket 12, so that the data line 14 and first sweep trace 11, and auxiliary connection gasket 12 also can keep in its staggered place being electrically insulated with sweep trace 11.
Above-mentioned second sweep trace 15 is overlapped in first sweep trace 11, and form second sweep trace 15 via auxiliary connection gasket 12 and only electrically connect first sweep trace 11 with an end, but not its two ends all electrically connect the parallel-connection structure of first sweep trace 11, and in the present embodiment, the mean breadth of second sweep trace 15 equals the mean breadth of first sweep trace 11.In addition, second sweep trace 15 comprises two metal wire sections 153,154 that are overlapped on first sweep trace 11, and these two metal wire sections 153,154 are electrically connected to each other via auxiliary connection gasket 12 and form.This each metal wire sections 153,154 is extended prominent line 151 with one first and is connected auxiliary connection gasket 12, and first extends the mean breadth of the width of prominent line 151 less than first sweep trace 11.
Be noted that, at first sweep trace 11 and data line 14 staggered places, because two of second sweep trace 15 metal wire sections 153 in the middle of present embodiment, 154 with data line 14 be same metal material, so need to extend prominent line 151 to electrically connect with auxiliary connection gasket 12 by first, keep being electrically insulated of auxiliary connection gasket 12 and first sweep trace 11 and data line 14 simultaneously and reach, and second sweep trace 15 and data line 14 can be made, and keep the circuit structure that is electrically insulated of second sweep trace 15 and first sweep trace 11 and data line 14 herein in one deck metal.
Above-mentioned on-off element 20 comprises a grid 22, one source pole 21 and 23 the thin film transistor (TFT) of draining, and above-mentioned first sweep trace 11 electrically connects grids 22, and the one end is connected in the scan drive cell (not shown) of liquid crystal indicator; Above-mentioned data line 14 electrically connects source electrodes 21, and the one end is connected in the data-driven unit (not shown) of liquid crystal indicator, makes for control and imports with the data-signal of data-driven unit from the scan drive cell of liquid crystal indicator.
At last, as shown in Fig. 3 D, produce the figure of pixel electrode 17, pixel electrode 17 electrically connects with a drain electrode 23 of on-off element 20, and has the part and second sweep trace 15 overlapping but do not electrically connect, and so promptly finishes base plate for liquid crystal display device 1.
Overflowing between the pixel electrode 17 of present embodiment and another subtend substrate (not shown) is marked with a liquid crystal layer (not shown), to form a liquid crystal capacitance (Liquid Crystal Capacitance, C
LC), and the conductor-insulator of pixel electrode 17, first insulation course 16 and second sweep trace 15-conductor structure formation memory capacitance (Storage Capacitance, Cs).
In the middle of present embodiment, first sweep trace 11 and second sweep trace 15 are electric connection in sweep signal waveform input, in other words, first sweep trace 11 is accepted identical waveform input with second sweep trace 15, and, basically there is not voltage differences between first sweep trace 11 and second sweep trace 15, so in less important electric capacity, can't be subjected to the influence of second sweep trace 15 on first sweep trace 11 and stored charge, promptly, second sweep trace, 15 shieldings, first sweep trace 11, also be, the memory capacitance that is formed by the conductor-insulator-conductor structure of first insulation course 16 and second sweep trace 15 can not influence the transmitted waveform on first sweep trace 11, therefore, still can keep the voltage quasi position of waveform and unlikely distortion until the end of first sweep trace 11, and and then reach the brightness of promoting liquid crystal indicator, the uniformity coefficient of contrast and the purpose that reduces the film flicker phenomenon of liquid crystal indicator.
Other please refer to the synoptic diagram of the simulation result of the simulation result of the display circuit of the present invention shown in Fig. 5 and known display circuit, and its row illustrate on first sweep trace of input signal (Gate Input), present embodiment, traditional C s on Common, traditional C s on Gate and traditional C s on Gate structure of sweep trace input end increases the simulation result that two ends all electrically connect the plain conductor of traditional sweep trace.
The analog result of present embodiment is a gained under the environment of the total capacitance value 657pF between 2187 ohm of first sweep trace, 11 total resistance values, first sweep trace 11 and ground wire, 2187 ohm of second sweep trace, 15 total resistance values, memory capacitance total capacitance value 6957pF and less important electric capacity total capacitance value 2700pF, and indicate the simulate signal of first sweep trace, 11 ends among the figure with the sweep trace of present embodiment, and indicate the simulate signal of second sweep trace, 15 ends with the plain conductor of present embodiment.
The analog result of traditional C s on Common is gained under the environment of the total capacitance value 657pF between 2187 ohm of sweep trace total resistance values, sweep trace and the ground wire, and indicates the simulate signal of its sweep trace end among the figure with Gate End (Cs onCommon).
The analog result of traditional C s on Gate is gained under the environment of the memory capacitance total capacitance value 6957pF of total capacitance value 657pF between 2187 ohm of sweep trace total resistance values, sweep trace and ground wire and sweep trace, and Fig. 5 indicates the simulate signal of its sweep trace end with Gate End (Cs on Gate).
Increase simulation result gained under the environment of the total capacitance value 2700pF between the total capacitance value 657pF between 2187 ohm of sweep trace total resistance values, sweep trace and ground wire, 2187 ohm of plain conductor total resistance values, memory capacitance total capacitance value 6957pF and sweep trace and plain conductor that two ends all electrically connect the plain conductor of sweep trace on first sweep trace of traditional C s on Gate structure, and indicate the simulate signal of its sweep trace end in the drawings with the sweep trace of two ends connection plain conductor.
As shown in FIG., the waveform of the present embodiment first sweep trace end is better than on the traditional C s on Gate and first sweep trace increasing the terminal waveform of first sweep trace of design that two ends all electrically connect the plain conductor of first sweep trace.
Please refer to another active array base plate synoptic diagram of the display circuit of Fig. 2 of the present invention shown in Figure 6 in addition.
As shown in FIG., the different part of present embodiment and the foregoing description only is auxiliary connection gasket 12, second insulation course 13, second sweep trace 15 and data line 14, and other identical part is that letter economizes length, does not give unnecessary details so do not add herein.
In the present embodiment, base plate for liquid crystal display device 1 comprises that a plurality of on-off elements 20, many first sweep traces 11, many second sweep traces 15, many data lines 14 and a plurality of pixel electrode 17, the second sweep traces 15 comprise a plurality of auxiliary connection gaskets 12 again respectively.Above-mentioned on-off element 20 comprises a grid 22, an one source pole 21 and a drain electrode 23.First sweep trace, 11 indents are provided with a breach 111, the auxiliary connection gasket 12 of breach 111 ccontaining parts, between auxiliary connection gasket 12 and first sweep trace 11 one first gap 18 is arranged, and data line 14 electrically connects the circuit of assisting connection gasket 12 not electrically connect to keep itself and first sweep trace 11 and interlock respectively by two metal wire sections 141,142.The auxiliary connection gasket 12 of figure, position and the foregoing description of auxiliary connection gasket 12 is different, so, first sweep trace 11 includes the breach of an indent, and breach is positioned at the staggered place of first sweep trace 11 and auxiliary connection gasket 12, and the part that breach can ccontaining auxiliary connection gasket 12.
Secondly, the data line 14 of present embodiment also comprises a plurality of auxiliary connection gaskets 12, and second sweep trace 15 forms one second and extend prominent line 152 above auxiliary connection gasket 12 and second insulation course 13, and second extends prominent line 152 and be electrically insulated from and assist connection gasket 12.
Yet second sweep trace 15 is gripped with second insulation course 13 with auxiliary connection gasket 12 overlappings, and second sweep trace 15 is electrically insulated with auxiliary connection gasket 12.
Therefore, from above-mentioned, can learn, the present invention electrically connects by second sweep trace, one end and first sweep trace, and keep being electrically insulated between the second sweep trace remainder and first sweep trace, and make second sweep trace shield the waveform voltage of transmitting on first sweep trace, be difficult for the uniformity coefficient of distortion, the brightness of promoting liquid crystal indicator, contrast and the purpose that reduces the film flicker phenomenon of liquid crystal indicator and reach transmitted waveform.
The foregoing description is only given an example for convenience of description, and the interest field that the present invention advocated should be as the criterion so that claims are described certainly, but not only limits to the foregoing description.
Claims (16)
1, a kind of active array base plate is characterized in that, comprising:
One on-off element is positioned on the substrate;
One first sweep trace is positioned on this substrate, and electrically connects this on-off element;
One second sweep trace is overlapped in this first sweep trace, and this second sweep trace has two opposing ends, and one is terminal electrically connects with this first sweep trace, and another end does not electrically connect with this first sweep trace;
One data line is positioned on this substrate, and electrically connects this on-off element, and wherein this data line and this first sweep trace interlock but do not electrically connect; And
One pixel electrode, be positioned on this substrate, and electrically connect with this on-off element, this pixel electrode and this second sweep trace are overlapped, and be gripped with one first insulation course between this pixel electrode and this second sweep trace, be gripped with one second insulation course between this second sweep trace and this first sweep trace.
2, substrate according to claim 1 is characterized in that, this second sweep trace is electrically connected by two metal wire sections and an auxiliary connection gasket and forms.
3, substrate according to claim 2 is characterized in that, between this auxiliary connection gasket and this first sweep trace one first gap is arranged so that should not electrically connect with this first sweep trace and this pixel electrode by auxiliary connection gasket.
4, substrate according to claim 2 is characterized in that, this data line and this first sweep trace, or be gripped with this second insulation course between this data line and this auxiliary connection gasket.
5, substrate according to claim 2 is characterized in that, the width of this auxiliary connection gasket is less than the mean breadth of this first sweep trace.
6, substrate according to claim 2 is characterized in that, this first sweep trace is provided with a breach, and this breach is positioned at this first sweep trace and should assists the staggered place of connection gasket, and this breach can the ccontaining part that should assist connection gasket.
7, substrate according to claim 2 is characterized in that, respectively this metal wire sections extend with one first that prominent line connects should auxiliary connection gasket, and should extend the mean breadth of the width of prominent line less than this first sweep trace.
8, substrate according to claim 2 is characterized in that, this second sweep trace and this data line are same metal material.
9, substrate according to claim 2 is characterized in that, this first sweep trace be same metal material with assisting connection gasket.
10, substrate according to claim 2 is characterized in that, the mean breadth of this first sweep trace equals the mean breadth of this second sweep trace.
11, substrate according to claim 2 is characterized in that, this first sweep trace and this data line vertical interlaced.
12, substrate according to claim 2 is characterized in that, this first sweep trace is parallel with this auxiliary connection gasket.
13, substrate according to claim 2 is characterized in that, this on-off element is a thin film transistor (TFT) that includes a grid, one source pole and a drain electrode.
14, substrate according to claim 1, it is characterized in that, this data line also comprises an auxiliary connection gasket, and should auxiliary connection gasket with this first sweep trace between one first gap is arranged so that should auxiliary connection gasket not with this first sweep trace, and this pixel electrode electric connection.
15, substrate according to claim 14 is characterized in that, the width of this auxiliary connection gasket is more than or equal to the mean breadth of this data line.
16, substrate according to claim 14 is characterized in that, extends prominent line with one second between this second sweep trace and interconnects.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB2007100973735A CN100480825C (en) | 2007-04-02 | 2007-05-11 | Substrate for liquid-crystal display device |
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN200710090767.8 | 2007-04-02 | ||
| CN200710090767 | 2007-04-02 | ||
| CNB2007100973735A CN100480825C (en) | 2007-04-02 | 2007-05-11 | Substrate for liquid-crystal display device |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN101055389A CN101055389A (en) | 2007-10-17 |
| CN100480825C true CN100480825C (en) | 2009-04-22 |
Family
ID=38795293
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CNB2007100973735A Active CN100480825C (en) | 2007-04-02 | 2007-05-11 | Substrate for liquid-crystal display device |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN100480825C (en) |
-
2007
- 2007-05-11 CN CNB2007100973735A patent/CN100480825C/en active Active
Also Published As
| Publication number | Publication date |
|---|---|
| CN101055389A (en) | 2007-10-17 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN107221536A (en) | Array base palte, special-shaped display and display device | |
| CN103163668B (en) | The pick-up unit of liquid crystal indicator | |
| US9799247B2 (en) | Display panel | |
| CN103268029B (en) | A kind of display module and display | |
| CN205827025U (en) | A kind of array base palte and display floater | |
| CN103777423B (en) | Liquid crystal panel and dot structure thereof | |
| CN108428705A (en) | A kind of array substrate and preparation method thereof, display panel, display device | |
| US7589799B2 (en) | Active array substrate for a liquid crystal display | |
| CN104698711A (en) | Array substrate, display panel and electronic equipment | |
| CN105739787A (en) | Array substrate and display panel | |
| CN104793419B (en) | array substrate, display panel and display device | |
| CN108878453A (en) | A kind of array substrate, display panel and display device | |
| CN104699353A (en) | Array substrate, driving method, display panel and display device | |
| CN105607369A (en) | Array substrate, liquid crystal display panel and display device | |
| CN107123387A (en) | A kind of display device, display panel and its driving method | |
| CN104914639A (en) | TFT baseplate and display device | |
| CN105204252A (en) | Thin film transistor array substrate and liquid crystal display panel | |
| CN106449652A (en) | Array substrate, its manufacturing method, display panel and display equipment | |
| CN104951162A (en) | Touch display panel and driving method | |
| CN106886112A (en) | Array base palte, display panel and display device | |
| CN102368499A (en) | TFT array substrate and liquid crystal panel | |
| CN108062188A (en) | TFT substrate and apply its touch-control display panel | |
| CN105609066B (en) | A kind of display panel and its driving method and display device | |
| CN104795405B (en) | A kind of array base palte and preparation method thereof, display device | |
| CN111474790A (en) | Array substrate and liquid crystal display panel |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant |