CN100437236C - Liquid crystal display panel and wire layout thereon - Google Patents
Liquid crystal display panel and wire layout thereon Download PDFInfo
- Publication number
- CN100437236C CN100437236C CNB2005101169728A CN200510116972A CN100437236C CN 100437236 C CN100437236 C CN 100437236C CN B2005101169728 A CNB2005101169728 A CN B2005101169728A CN 200510116972 A CN200510116972 A CN 200510116972A CN 100437236 C CN100437236 C CN 100437236C
- Authority
- CN
- China
- Prior art keywords
- contact pad
- chip
- display panel
- reserved block
- driving
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Landscapes
- Devices For Indicating Variable Information By Combining Individual Elements (AREA)
Abstract
A circuit layout of liquid crystal display panel is arranged as forming said circuit layout on a base material being set with a central display region and a peripheral wiring region, defining out multiple chip reserving zone in said wiring region for erecting drive chips, setting the first set of contact pad along one edge of said reserving zone and the second set of contact pad along another edge of said reserving zone, bridging connection circuit between the first and the second sets of contact pads.
Description
Technical field
The present invention relates to a kind of display panels configuration, especially a kind of line design that cooperates the ambetti joint technology is a kind of display panels and the configuration on it concretely.
Background technology
In recent years, LCD (Liquid Crystal Display, LCD) because it is frivolous, the advantage of power saving, no width of cloth ray, and replace traditional iconoscope (Cathode Ray Tube gradually, CRT) display is widely used in the electronic products such as desktop PC, personal digital aid (PDA), notebook computer, digital camera and mobile phone.
In traditional display panels, as shown in Figure 1, the chip for driving (LSIchip) 22,32 that drives the pixel demonstration is packaged on the pliable printed circuit film 24,34.And the chip for driving 22 of this encapsulation, the 32nd, adopt coil type engage automatically (Tape Automatic Bonding, mode TAB) is applied to joint technology, that is by pliable printed circuit film 24,34 will be electrically connected with glass substrate 10 in order to the printed circuit board (PCB) 20,30 of making cabling.
In order further to pursue the lightening of display panel, as shown in Figure 2, it engages (Chip On Glass, COG) display panels of technology made for the ambetti that shows a new generation.Display panels with respect to Fig. 1, the display panels of ambetti joint technology made, utilize anisotropic conducting resinl (Anisotropic Conductive Film, ACF) with chip for driving (LSI chips) 42, the 52 mode electricity with naked crystalline substance (Flip-chip) are engaged to the contact mat on glass substrate 10 surfaces, thereby the use that can save pliable printed circuit film 34.
As shown in Figure 2, this ambetti joint technology usually circuit trace is directly designed on glass substrate (Wire-On-Array, WOA).Also be about to originally must be made among Fig. 1 the circuit of printed circuit board (PCB) 30, change into and directly being made on the glass substrate 10.By the cabling on this glass substrate, directly be connected in series the technology of (cascade) each chip for driving 52, the common design of the gate terminal of display panels especially.
With respect to the mode that the conventional roll belt engages automatically, this kind is by the display panels of ambetti joint technology made, and the use that not only can reduce pliable printed circuit film 34 is to reduce cost of manufacture.Circuit trace is directly designed on glass substrate (WOA), more can save the design and fabrication cost of printed circuit board (PCB) 20,30, and printed circuit board (PCB) 20,30 simplify the dimension and weight that can also reduce display.
Please refer to shown in Figure 3ly, its periphery of signal end that amplifies the display panels of displayed map 2 regional 10b that connects up, and remove chip for driving 42 is positioned at the configuration of the chip reserved block 110 of chip for driving 42 belows with demonstration.The periphery that this chip reserved block 110 the is arranged in display panels regional 10b that connects up, its relative both sides have a contact mat group 120,130 respectively.Wherein, be adjacent to the contact mat group 120 of glass substrate edge 10c in order to input control signal and power supply signal.Being adjacent to the contact mat group 130 of the central display area 10a of display panel, then is in order to the demonstration of output shows signal with the control pixel element.It should be noted that 110 of each chip reserved block do not have circuit to interconnect.Therefore, as shown in Figure 2, control signal and power supply signal are to import each respectively by pliable printed circuit film 44 to be installed in chip for driving 42 on the chip reserved block 110.
Though the ambetti joint technology has the advantage on the cost like this, be subject to the size of frame (the being aforementioned periphery wiring zone) 10b of display panel, line design space and number of connections allowed on it are restricted.Therefore, as shown in Figure 2, with the ambetti joint technology, collocation glass substrate upward wiring road is connected in series the method for each chip for driving, only can be applicable to the less grid drive chip of number of contacts 52 usually.As for the more signal chip for driving 42 of number of contacts, its perimeter circuit mainly still designs in an external printed circuit board (PCB) 40, and this circuit board passes through pliable printed circuit film 44 input signals again to these signal chip for driving 42.
Yet in order further to reduce cost of manufacture, making cabling on glass substrate has become inevitable trend to be connected in series each signal chip for driving 42.Again, because signal chip for driving 42 handled signal kinds are various, required number of contacts is also more.Configuration on the meeting counter plate causes the strict restriction; Configuration after this is connected in series is compatible to existing technology (this existing technology cooperates the configuration of Fig. 3), as sharing existing test mode, measurement jig etc., more becomes a major challenge of configuration importing volume production for this reason.
So, how to make the configuration of the display panel of serial connection design be compatible with existing technology, become one of current display panel configuration design important development target.
Summary of the invention
Fundamental purpose of the present invention provides a kind of display panel, utilizes glass substrate upward wiring serial connection (cascade) each chip for driving to reduce cost of manufacture.And the configuration of this display panel can be compatible with existing test step.
Display panel configuration provided by the present invention is formed on the ground, and forms a central display area and a periphery wiring zone on ground.This display panel configuration has a plurality of chip reserved block in the periphery regional justice decided at the higher level but not officially announced that connects up, in order to the device chip for driving.And this display panel configuration comprises at least one first set of contact pad, at least one second set of contact pad and at least one connection line.Wherein, the first set of contact pad is arranged along wherein one first limit of chip reserved block.The second set of contact pad is arranged along one second limit adjacent to this first limit of chip reserved block.Between the contact mat and a contact mat in second set of contact pad of connection line cross-over connection in the first set of contact pad.
This configuration of arranging in pairs or groups, the present invention provides a display panel in the lump, comprises chip for driving and at least one connection line of a ground, a plurality of pixel element, a plurality of chip reserved block, at least one first set of contact pad, a plurality of output lines road, at least one second set of contact pad, a plurality of signal transmission line, a plurality of mutual serial connections.Wherein, ground is divided into a central display area and a periphery wiring zone.A plurality of pixel element arrayed are in central display area.A plurality of chip reserved block are arranged in the periphery wiring zone along the edge of central display area.The first set of contact pad is arranged along one first limit that the chip reserved block is adjacent to central display area.The output line route first set of contact pad extends in the central display area, in order to the demonstration of control pixel element.The second set of contact pad is arranged along one second limit adjacent to this first limit of chip reserved block.Signal transmission line is positioned at periphery wiring zone, and is connected to the second set of contact pad with transmitting and displaying required a control signal and a power supply signal.Chip for driving is installed on the chip reserved block; And,, be electrically connected to output line road and signal transmission line by these the first set of contact pads and the second set of contact pad.Connection line is positioned at the chip reserved block, and between the contact mat and a contact mat in second set of contact pad of cross-over connection in the first set of contact pad.
The present invention provides a kind of display panel configuration in addition, be formed on the ground, and on described ground, form a central display area and a periphery wiring zone, and the regional justice decided at the higher level but not officially announced of described periphery wiring has multicore sheet reserved block in order to the device chip for driving, and described display panel configuration comprises:
At least one first set of contact pad is arranged along one first limit of described chip reserved block;
At least one second set of contact pad is arranged along one second limit adjacent to this first limit of described chip reserved block;
At least one signal transmission line is positioned at described periphery wiring zone, in order to connect adjacent two chip reserved block; And
Between at least one connection line, the cross-over connection contact mat and described signal transmission line in the described first set of contact pad.
Configuration of the present invention can be compatible with existing test step, and can share measurement jig.
Description of drawings
Fig. 1 is the synoptic diagram that a tradition adopts the display panels of the automatic joint technology of coil type;
Fig. 2 is the synoptic diagram that a tradition adopts the display panels of ambetti joint technology;
Fig. 3 is the configuration of the display panels signal end of amplification displayed map 2;
Fig. 4 A is the synoptic diagram of display panel one preferred embodiment of the present invention;
Fig. 4 B is for amplifying the regional configuration of periphery wiring of displayed map 4A;
Fig. 5 is the synoptic diagram of configuration second preferred embodiment of the present invention;
Fig. 6 is the synoptic diagram of configuration the 3rd preferred embodiment of the present invention;
Fig. 7 is the synoptic diagram of configuration the 4th preferred embodiment of the present invention;
Fig. 8 is the synoptic diagram of configuration the 5th preferred embodiment of the present invention.
Main figure number explanation:
Glass substrate 10 chip for driving 22,32,42,52
Printed circuit board (PCB) 20,30 pliable printed circuit films 24,34,44
Chip reserved block 110 central display area 10a
The regional 10b glass substrate edge 10c of periphery wiring
Contact mat group 120,130 printed circuit board (PCB)s 40
Ground 200 pixel elements 310
Chip for driving 320 central display area 200a
The regional 200b chip reserved block 210 of periphery wiring
The edge 210a of chip reserved block, 210b, 210c
The first set of contact pad, 230 output line roads 232
The second set of contact pad, 240 signal transmission lines 242
The 3rd set of contact pad 220 signal input line roads 222
Connection line 250 testing cushion A1, A2, A3, A4, A5, A6
Contact mat B1, B3 signal transmission line C1, C2, C3, C4, C6
Connection line 252,254a, 254b, 256,258 output line road D5
Embodiment
Can be about the advantages and spirit of the present invention by following detailed Description Of The Invention and appended graphic being further understood.
Please refer to shown in Fig. 4 A and Fig. 4 B, it is the synoptic diagram of display panel one preferred embodiment of the present invention.Shown in Fig. 4 A, this display panel comprises a ground 200, a plurality of pixel element 310 and a plurality of chip for driving 320.Wherein, ground 200 is divided into a central display area 200a and the regional 200b of a periphery wiring.A plurality of pixel element 310 arrayed are in central display area 200a.Chip for driving 320 is arranged in the regional 200b of periphery wiring along the edge of central display area 200a.
The periphery that Fig. 4 B the amplifies displayed map 4A regional 200b that connects up, and remove chip for driving 320, to show configuration of the present invention.As shown in FIG., the regional 200b of periphery wiring is provided with a plurality of chip reserved block 210, with supplying apparatus chip for driving 320.Each chip reserved block 210 is arranged in the regional 200b of periphery wiring along the edge of central display area 200a.
The first set of contact pad 230 is arranged along one side 210a that chip reserved block 210 is adjacent to central display area 200a.Output line road 232 is extended in the central display area 200a by the first set of contact pad 230.Thus, chip for driving 320 can be controlled the demonstration of pixel element 310.The second set of contact pad 240 is arranged along the another side 210b of chip reserved block 210.Signal transmission line 242 is positioned at the regional 200b of periphery wiring, and is connected to the second set of contact pad 240, with required control signal and the power supply signal of transmission chip for driving 320 runnings.The 3rd set of contact pad 220 is arranged along one side 210c that chip reserved block 210 is adjacent to the display panel edge.Signal input line road 222 is connected to the 3rd set of contact pad 220, also can be in order to input control signal and power supply signal.
Connection line 250 is positioned at chip reserved block 210, and cross-over connection is in 240 on the first set of contact pad 230 and the second set of contact pad.The usefulness that in the first set of contact pad 230, has at least one testing cushion A1 power supply road detection.This testing cushion A1 is electrically connected to a contact mat B1 of the second set of contact pad by connection line 250, and this contact mat B1 is connected to a signal transmission line C1.Therefore, get final product input signal to the usefulness of signal transmission line C1 by testing cushion A1 as detection.
Please in the lump with reference to Fig. 4 A, each chip for driving 320 that is installed on the chip reserved block 210 can be connected in series (cascade) with signal transmission line 242 mutually by second group of testing cushion 240.Therefore, required control signal or the power supply signal of chip for driving 320 runnings can pass through this signal transmission line 242, is passed to each chip for driving 320 in regular turn.By contrast, by the control signal or the power supply signal of signal input line road 222 and the 3rd group of testing cushion 220 each chip for driving 320 of input, then be independent respectively each chip for driving 320 of input.
With regard to a preferred embodiment, the required power supply signal of chip for driving 320 runnings is preferably imported via signal input line road 222 and the 3rd group of testing cushion 220, descend in signal transduction process with the intensity of avoiding power supply signal, and influence the signal quality that chip for driving 320 is exported.Secondly, with regard to being subjected to the little control signal of signal intensity effect, then can select to transfer to each chip for driving 320 in regular turn via signal transmission line 242 and second group of testing cushion 240.It should be noted that configuration of the present invention is at the chip for driving with glass substrate upward wiring serial connection, and be not limited to the gate terminal or the signal end of display panel.Simultaneously, because the present invention can utilize the cabling on the glass substrate to be connected in series each chip for driving 320.Therefore, shown in Fig. 4 A, in the display panel of the present invention, do not need a corresponding pliable printed circuit film 400 to be set respectively for each chip for driving 320.From the signal of printed circuit board (PCB) 500, can be passed to each chip for driving 320 by the pliable printed circuit film 400 of relative minority, and the use that can save pliable printed circuit film 400.
Figure 5 shows that the synoptic diagram of configuration second preferred embodiment of the present invention.With respect to the embodiment of Fig. 4 B, in the chip reserved block 210 of present embodiment, the configuration of the 3rd set of contact pad 220 is not arranged.Therefore, required control signal and the power supply signal of chip for driving 320 runnings transmits by the second set of contact pad 240 and signal transmission line 242 fully.This kind configuration mode mainly can be applicable to the configuration of gate terminal.
Please refer to Fig. 6, it is for the synoptic diagram of configuration the 3rd preferred embodiment of the present invention.With respect to the embodiment of Fig. 4 B, in the first set of contact pad 2 30 of present embodiment, have a testing cushion A2 and be connected directly to signal transmission line C2 by the connection line 252 that is positioned at chip reserved block 210.And this testing cushion A2 is not connected with output line road 232.By this testing cushion A2, can input signal detect to signal transmission line C2.
Please refer to Fig. 7, it is for the synoptic diagram of configuration the 4th preferred embodiment of the present invention.With respect to the embodiment of Fig. 4 B, in the first set of contact pad 230 of present embodiment, have a plurality of (showing two among the figure) testing cushion A3, A4, by connection line 254a, 254b is connected to different signal transmission line C3, C4 respectively.As shown in FIG., these connection lines 254a, the layout of 254b can adopt the mode as Fig. 4 B, that is cross-over connection is between a contact mat B3 of the contact mat A3 of the first set of contact pad 230 and the second set of contact pad 240; Also can adopt mode as shown in Figure 6, that is cross-over connection is between a contact mat A4 and signal transmission line C4 of first group of testing cushion 230.
Please refer to shown in Figure 8ly, be the synoptic diagram of configuration the 5th preferred embodiment of the present invention.With respect to the embodiment of Fig. 4 B, in the chip reserved block 210 of present embodiment, have a connection line 258 cross-over connections two different contact mat A5 in the first set of contact pad 230, between A6.One of them contact mat A6 is connected to signal transmission line C6, and another contact mat A5 is connected to output line road D5.Again, contact mat A5 can use a testing cushion as, to import corresponding signal to the usefulness of signal transmission line C6 as detection.
The traditional circuit layout that cooperates Fig. 3, traditional test technology and measurement jig design are positioned at the contact mat group 130 of chip reserved block 110 in order to detection.By contrast, shown in Fig. 4 B, configuration of the present invention has increased by the second set of contact pad 240 and signal transmission line 242.But with regard to configuration of the present invention, do not need directly to detect second group of testing cushion 240, but can import corresponding signal to the usefulness of signal transmission line 242 as detection by detecting first group of testing cushion 230 (corresponding to the contact mat group 130 among Fig. 3).In other words, configuration of the present invention can be compatible with existing test step (configuration of this existing test step collocation Fig. 3), and can share measurement jig.
The above describes the present invention in detail for utilizing preferred embodiment, but not limit the scope of the invention, and the personnel that know this type of technology all can understand, suitably do slightly change and adjustment, will not lose main idea of the present invention place, also not break away from the spirit and scope of the present invention.
Claims (10)
1. display panel configuration, be formed on the ground, and on described ground, form a central display area and a periphery wiring zone, it is characterized in that, the regional justice decided at the higher level but not officially announced of described periphery wiring has multicore sheet reserved block in order to the device chip for driving, and described display panel configuration comprises:
At least one first set of contact pad is arranged along one first limit of described chip reserved block;
At least one second set of contact pad is arranged along one second limit adjacent to this first limit of described chip reserved block; And
Between at least one connection line, the cross-over connection contact mat and a contact mat in the described second set of contact pad in the described first set of contact pad.
2. display panel configuration according to claim 1 is characterized in that described chip for driving is connected in series mutually.
3. display panel configuration according to claim 1 is characterized in that, the described first set of contact pad is arranged along one side that described chip reserved block is adjacent to described central display area.
4. display panel configuration according to claim 1 is characterized in that, the required control signal of described chip for driving running is imported described chip for driving by the described second set of contact pad.
5. display panel configuration according to claim 1 is characterized in that, the required power supply signal of described chip for driving running is imported described chip for driving by the described second set of contact pad.
6. display panel is characterized in that comprising:
One ground is divided into a central display area and a periphery wiring zone;
A plurality of pixel elements, arrayed is in described central display area;
A plurality of chip reserved block along the edge of described central display area, are arranged in the described periphery wiring zone;
At least one first set of contact pad, arrange on one first limit that is adjacent to described central display area along described chip reserved block;
A plurality of output lines road is extended in the described central display area by the described first set of contact pad, in order to control the demonstration of described pixel element;
At least one second set of contact pad is arranged along one second limit adjacent to this first limit of described chip reserved block;
A plurality of signal transmission lines are positioned at described periphery wiring zone, and are connected to the described second set of contact pad, in order to the required signal of transmitting and displaying;
The chip for driving of a plurality of mutual serial connections is installed on respectively on the described chip reserved block, and, by described first set of contact pad and the described second set of contact pad, be electrically connected to described output line road and described signal transmission line;
At least one connection line is positioned at described chip reserved block, and between the contact mat and a contact mat in described second set of contact pad of cross-over connection in the described first set of contact pad.
7. display panel according to claim 6 is characterized in that, includes the usefulness of at least one testing cushion power supply road detection in the described first set of contact pad.
8. display panel according to claim 7 is characterized in that, described testing cushion is electrically connected to a contact mat in the described second set of contact pad by described connection line, uses the described detection signal of input.
9. display panel configuration, be formed on the ground, and on described ground, form a central display area and a periphery wiring zone, it is characterized in that, the regional justice decided at the higher level but not officially announced of described periphery wiring has multicore sheet reserved block in order to the device chip for driving, and described display panel configuration comprises:
At least one first set of contact pad is arranged along one side of described chip reserved block;
At least one second set of contact pad is arranged along one second limit adjacent to this first limit of described chip reserved block;
At least one signal transmission line is positioned at described periphery wiring zone, in order to connect adjacent two chip reserved block; And
Between at least one connection line, the cross-over connection contact mat and described signal transmission line in the described first set of contact pad.
10. display panel configuration according to claim 9 is characterized in that, the described first set of contact pad is arranged along one side that described chip reserved block is adjacent to described central display area.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB2005101169728A CN100437236C (en) | 2005-10-28 | 2005-10-28 | Liquid crystal display panel and wire layout thereon |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB2005101169728A CN100437236C (en) | 2005-10-28 | 2005-10-28 | Liquid crystal display panel and wire layout thereon |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN1955792A CN1955792A (en) | 2007-05-02 |
| CN100437236C true CN100437236C (en) | 2008-11-26 |
Family
ID=38063219
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CNB2005101169728A Active CN100437236C (en) | 2005-10-28 | 2005-10-28 | Liquid crystal display panel and wire layout thereon |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN100437236C (en) |
Families Citing this family (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| TWI380255B (en) | 2008-10-17 | 2012-12-21 | Prime View Int Co Ltd | Flat display panel and active device array substrate and light-on testing method thereof |
| CN104765169B (en) * | 2015-02-04 | 2018-01-05 | 深圳市华星光电技术有限公司 | The detection circuit and array base palte of a kind of array base palte |
| CN108121122B (en) * | 2017-12-28 | 2020-12-18 | 友达光电（昆山）有限公司 | Display device |
| EP4221484A1 (en) * | 2019-10-23 | 2023-08-02 | BOE Technology Group Co., Ltd. | Display substrate and manufacturing method thereof, and display device |
Citations (11)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1208955A (en) * | 1997-07-30 | 1999-02-24 | 精工爱普生株式会社 | IC-mounted structre, liquid crystal device and electronic device |
| CN1235375A (en) * | 1998-03-24 | 1999-11-17 | 精工爱普生株式会社 | Mounting structure of semiconductor chip, liquid crystal device, and electronic equipment |
| JP2000321591A (en) * | 1999-05-14 | 2000-11-24 | Nec Corp | Liquid crystal display device |
| CN1331490A (en) * | 2000-07-05 | 2002-01-16 | 夏普株式会社 | Substrate, displaying device, mounting of substrate and IC chip and mounting bonding method |
| US20020044237A1 (en) * | 2000-05-31 | 2002-04-18 | Tomohiro Wada | Liquid crystal display device and method of producing the same |
| US20020191140A1 (en) * | 2001-06-13 | 2002-12-19 | Seiko Epson Corporation | Substrate assembly, method of testing the substrate assembly, electrooptical device, method of manufacturing the electrooptical device, and electronic equipment |
| CN1394293A (en) * | 2000-08-24 | 2003-01-29 | 索尼公司 | Liquid crystal display device and electronic apparatus comprising it |
| CN1446325A (en) * | 2001-06-08 | 2003-10-01 | 那纳须株式会社 | Liquid crystal display device and method for manufacturing the same |
| CN1477422A (en) * | 2002-08-23 | 2004-02-25 | 友达光电股份有限公司 | Liquid crystal display device |
| US20050088595A1 (en) * | 2002-03-26 | 2005-04-28 | Masahiko Akiyama | Display device and method of manufacturing the same |
| US20050195338A1 (en) * | 2004-03-03 | 2005-09-08 | Hitachi Displays, Ltd. | Active matrix type display device |
-
2005
- 2005-10-28 CN CNB2005101169728A patent/CN100437236C/en active Active
Patent Citations (11)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1208955A (en) * | 1997-07-30 | 1999-02-24 | 精工爱普生株式会社 | IC-mounted structre, liquid crystal device and electronic device |
| CN1235375A (en) * | 1998-03-24 | 1999-11-17 | 精工爱普生株式会社 | Mounting structure of semiconductor chip, liquid crystal device, and electronic equipment |
| JP2000321591A (en) * | 1999-05-14 | 2000-11-24 | Nec Corp | Liquid crystal display device |
| US20020044237A1 (en) * | 2000-05-31 | 2002-04-18 | Tomohiro Wada | Liquid crystal display device and method of producing the same |
| CN1331490A (en) * | 2000-07-05 | 2002-01-16 | 夏普株式会社 | Substrate, displaying device, mounting of substrate and IC chip and mounting bonding method |
| CN1394293A (en) * | 2000-08-24 | 2003-01-29 | 索尼公司 | Liquid crystal display device and electronic apparatus comprising it |
| CN1446325A (en) * | 2001-06-08 | 2003-10-01 | 那纳须株式会社 | Liquid crystal display device and method for manufacturing the same |
| US20020191140A1 (en) * | 2001-06-13 | 2002-12-19 | Seiko Epson Corporation | Substrate assembly, method of testing the substrate assembly, electrooptical device, method of manufacturing the electrooptical device, and electronic equipment |
| US20050088595A1 (en) * | 2002-03-26 | 2005-04-28 | Masahiko Akiyama | Display device and method of manufacturing the same |
| CN1477422A (en) * | 2002-08-23 | 2004-02-25 | 友达光电股份有限公司 | Liquid crystal display device |
| US20050195338A1 (en) * | 2004-03-03 | 2005-09-08 | Hitachi Displays, Ltd. | Active matrix type display device |
Also Published As
| Publication number | Publication date |
|---|---|
| CN1955792A (en) | 2007-05-02 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| TWI769500B (en) | Display panel and electronic device with narrow lower bezel | |
| CN101963709B (en) | Chip on glass type LCD device and detection method of the same | |
| CN101315508B (en) | Flat display device with test structure | |
| CN109658855B (en) | Array substrate, display module, test method of display module and display panel | |
| CN101452126B (en) | Liquid crystal display device and fabricating method thereof | |
| CN100580465C (en) | Panel test circuit structure | |
| CN111158177B (en) | Detection structure, display panel, detection device and detection system | |
| CN104914606A (en) | Touch control panel and driving method thereof | |
| US8008584B2 (en) | Panel circuit structure | |
| CN105607316A (en) | Array substrate mother board and display panel mother board | |
| CN102629440A (en) | Method and apparatus for testing display panel | |
| CN111435207B (en) | Display device and electronic equipment | |
| JP2002090424A (en) | Matrix array board | |
| CN100437236C (en) | Liquid crystal display panel and wire layout thereon | |
| CN112086049A (en) | Display panel and electronic device | |
| WO2022007061A1 (en) | Display device | |
| KR100293982B1 (en) | LCD panel | |
| CN1731205B (en) | Test circuit for panel display device | |
| US7170311B2 (en) | Testing method for LCD panels | |
| CN107229166A (en) | Display device, array base palte and its manufacture method | |
| CN100451749C (en) | Liquid crystal display faceplate, and circuit layout | |
| WO2022252112A1 (en) | Display substrate and display device | |
| CN100498359C (en) | Electric circuit connection detector, electronic equipment and detecting method | |
| CN100464238C (en) | Active element array and detection method for same | |
| CN114283706A (en) | Array substrate and display panel |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant |